Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 029421/0285 | |
| Pages: | 12 |
| | Recorded: | 12/06/2012 | | |
| Attorney Dkt #: | 13674-1086 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13707188
|
Filing Dt:
|
12/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR IMPLEMENTING INTERCONNECTION FAULT TOLERANCE BETWEEN CPU
|
|
|
Assignee
|
|
|
|
|
| HUAWEI ADMINISTRATION BUILDING |
| BANTAIN, LONGGANG DISTRICT |
| SHENZHEN, GUANGDONG, CHINA 518129 |
|
|
Correspondence name and address
|
| |
GUSTAVO SILLER, JR.
|
| |
BRINKS HOFER GILSON & LIONE
|
| |
PO BOX 10395
|
| |
CHICAGO, IL 60610
|
Search Results as of:
05/03/2024 06:02 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
