skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:029455/0891   Pages: 2
Recorded: 12/12/2012
Attorney Dkt #:SYN-0108
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
06/19/2001
Application #:
09109999
Filing Dt:
06/30/1998
Title:
METHOD AND SYSTEM FOR RELIABILITY ANALYSIS OF CMOS VLSI CIRCUITS BASED ON STAGE PARTITIONING AND NODE ACTIVITIES
Assignors
1
Exec Dt:
06/23/1998
2
Exec Dt:
06/23/1998
3
Exec Dt:
06/24/1998
Assignee
1
700 EAST MIDDLEFIELD ROAD
MOUNTAIN VIEW, CALIFORNIA 94043
Correspondence name and address
BEVER, HOFFMAN & HARMS, LLP
1730 HOLMES STREET
BUILDING B
LIVERMORE, CA 94550

Search Results as of: 05/09/2024 10:38 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT