Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 029486/0001 | |
| Pages: | 61 |
| | Recorded: | 12/17/2012 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09249834
|
Filing Dt:
|
02/12/1999
|
|
Title:
|
SENSE AMPLIFER FOR LOW VOLTAGE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09257682
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
LOW CONSUMPTION BOOSTED VOLTAGE DRIVING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09257684
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
VOLTAGE PHASE GENERATOR WITH INCREASED DRIVING CAPACITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09258224
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
VOLTAGE BOOSTING CIRCUIT FOR GENERATING BOOSTED VOLTAGE PHASES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10698747
|
Filing Dt:
|
10/31/2003
|
|
Title:
|
MAGNETIC MEMORY CELL WITH PLURAL READ TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10816271
|
Filing Dt:
|
03/31/2004
|
|
Title:
|
METHOD AND SYSTEM FOR CONTROLLING MRAM WRITE CURRENT TO REDUCE POWER CONSUMPTION
|
|
|
Assignee
|
|
|
|
|
| 8000 S. FEDERAL WAY |
| MS 1-525 |
| BOISE, IDAHO 83716-9632 |
|
|
Correspondence name and address
|
| |
MICRON TECHNOLOGY, INC.
|
| |
8000 S. FEDERAL WAY
|
| |
MS 1-525
|
| |
BOISE, ID 83716-9632
|
Search Results as of:
05/14/2024 11:20 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
