Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 029499/0872 | |
| Pages: | 4 |
| | Recorded: | 12/19/2012 | | |
| Attorney Dkt #: | RA1109.P.US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13719724
|
Filing Dt:
|
12/19/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
|
Title:
|
Methods and Systems for Repairing Interior Device Layers in Three-Dimensional Integrated Circuits
|
|
|
Assignee
|
|
|
|
|
| 1050 ENTERPRISE WAY |
| SUITE 700 |
| SUNNYVALE, CALIFORNIA 94089 |
|
|
Correspondence name and address
|
| |
SILICON EDGE LAW GROUP, LLP
|
| |
6601 KOLL CENTER PARKWAY
|
| |
SUITE 245
|
| |
PLEASANTON, CA 94566
|
Search Results as of:
05/17/2024 01:22 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
