skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:029674/0462   Pages: 8
Recorded: 01/22/2013
Attorney Dkt #:TIPI 5.2-036
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 15
1
Patent #:
Issue Dt:
10/07/1997
Application #:
08265081
Filing Dt:
06/23/1994
Title:
VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS
2
Patent #:
Issue Dt:
08/12/1997
Application #:
08374421
Filing Dt:
01/19/1995
Title:
A CONDUCTIVE EXPOXY FLIP-CHIP PACKAGE AND METHOD
3
Patent #:
Issue Dt:
12/16/1997
Application #:
08376149
Filing Dt:
01/20/1995
Title:
SILICON SEGMENT PROGRAMMING METHOD AND APPARATUS
4
Patent #:
Issue Dt:
08/26/1997
Application #:
08476623
Filing Dt:
06/07/1995
Title:
VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS
5
Patent #:
Issue Dt:
10/17/2000
Application #:
08834798
Filing Dt:
04/03/1997
Title:
CONDUCTIVE EPOXY FLIP-CHIP PACKAGE AND METHOD
6
Patent #:
Issue Dt:
02/13/2001
Application #:
08842448
Filing Dt:
04/24/1997
Title:
VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS
7
Patent #:
Issue Dt:
11/30/1999
Application #:
08845654
Filing Dt:
04/25/1997
Title:
SILICON SEGMENT PROGRAMMING METHOD
8
Patent #:
Issue Dt:
08/10/1999
Application #:
08845655
Filing Dt:
04/25/1997
Title:
SPEAKER DIAPHRAGM
9
Patent #:
Issue Dt:
11/17/1998
Application #:
08847309
Filing Dt:
04/24/1997
Title:
VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS
10
Patent #:
Issue Dt:
07/03/2001
Application #:
08915620
Filing Dt:
08/21/1997
Title:
VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS WITH DIELECTRIC ISOLATION
11
Patent #:
Issue Dt:
08/08/2000
Application #:
08917447
Filing Dt:
08/22/1997
Title:
METHOD FOR FORMING CONDUCTIVE EPOXY FLIP-CHIP ON CHIP
12
Patent #:
Issue Dt:
08/07/2001
Application #:
08918500
Filing Dt:
08/22/1997
Title:
CONDUCTIVE EPOXY FLIP-CHIP ON CHIP
13
Patent #:
Issue Dt:
09/26/2000
Application #:
08918501
Filing Dt:
08/22/1997
Title:
VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS WITH THERMALLY CONDUCTIVE EPOXY PREFORM
14
Patent #:
Issue Dt:
04/06/1999
Application #:
08918502
Filing Dt:
08/22/1997
Title:
METHOD FOR FORMING VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS WITH THERMALLY CONDUCTIVE EPOXY PREFORM
15
Patent #:
Issue Dt:
06/27/2000
Application #:
08920273
Filing Dt:
08/22/1997
Title:
METHOD FOR FORMING VERTICAL INTERCONNECT PROCESS FOR SILICON SEGMENTS WITH DIELECTRIC ISOLATION
Assignor
1
Exec Dt:
10/21/1999
Assignee
1
222 DELAWARE AVENUE
WILMINGTON, DELAWARE 19899
Correspondence name and address
DARYL K. NEFF
LERNER, DAVID, LITTENBERG, KRUMHOLZ &
MENTLIK, LLP
600 SOUTH AVENUE WEST
WESTFIELD, NJ 07090

Search Results as of: 05/22/2024 01:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT