skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:029820/0811   Pages: 5
Recorded: 02/18/2013
Attorney Dkt #:NAU_F1#1_27 CASES
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 27
1
Patent #:
Issue Dt:
01/21/1997
Application #:
08534541
Filing Dt:
09/27/1995
Title:
POWER PROTECTION CIRCUITRY FOR A SEMICONDUCTOR INTEGRATED CIRCUIT
2
Patent #:
Issue Dt:
06/24/1997
Application #:
08644447
Filing Dt:
05/13/1996
Title:
METHODOF MAKING A MOS DEVICE WITH AN INPUT PROTECTION CIRCUIT LP
3
Patent #:
Issue Dt:
10/13/1998
Application #:
08654679
Filing Dt:
05/29/1996
Title:
METHOD OF FABRICATING SEMICONDUCTOR DEVICES
4
Patent #:
Issue Dt:
02/09/1999
Application #:
08709603
Filing Dt:
09/09/1996
Title:
PRODUCTION METHOD FOR SEMICONDUCTOR DEVICE HAVING FIELD-SHIELD ISOLATION STRUCTURE
5
Patent #:
Issue Dt:
02/10/1998
Application #:
08715069
Filing Dt:
09/19/1996
Title:
SEMICONDUCTOR MEMORY DEVICE WITH TESTING FUNCTION
6
Patent #:
Issue Dt:
08/04/1998
Application #:
08726778
Filing Dt:
10/07/1996
Title:
SEMICONDUCTOR DEVICE WITH GATE INSULATOR FILM
7
Patent #:
Issue Dt:
06/02/1998
Application #:
08738419
Filing Dt:
10/25/1996
Title:
METAL OXIDE SEMICONDUCTOR DEVICE
8
Patent #:
Issue Dt:
12/14/1999
Application #:
08791666
Filing Dt:
01/30/1997
Title:
WAFER CASSETTE CONVEYING SYSTEM
9
Patent #:
Issue Dt:
12/07/1999
Application #:
08978429
Filing Dt:
11/25/1997
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT AND A METHOD OF MANUFACTURING THE SAME
10
Patent #:
Issue Dt:
11/28/2000
Application #:
09053817
Filing Dt:
03/20/1998
Title:
METAL OXIDE SEMICONDUCTOR DEVICE AND METHOD MANUFACTURING THE SAME
11
Patent #:
Issue Dt:
11/23/1999
Application #:
09110261
Filing Dt:
07/06/1998
Title:
LEAD FRAME AND A SEMICONDUCTOR DEVICE HAVING THE SAME
12
Patent #:
Issue Dt:
08/24/1999
Application #:
09241748
Filing Dt:
02/01/1999
Title:
SEMICONDUCTOR MEMORY INTEGRATED CIRCUIT
13
Patent #:
Issue Dt:
09/25/2001
Application #:
09247555
Filing Dt:
02/10/1999
Title:
METHOD FOR MOLDING A SEMICONDUCTOR DEVICE UTILIZING A SATIN FINISH
14
Patent #:
Issue Dt:
05/23/2000
Application #:
09368799
Filing Dt:
08/05/1999
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
15
Patent #:
Issue Dt:
07/24/2001
Application #:
09559410
Filing Dt:
04/26/2000
Title:
Clean room and method of remodeling clean room
16
Patent #:
Issue Dt:
08/14/2001
Application #:
09597141
Filing Dt:
06/20/2000
Title:
Semiconductor device and a method of manufacturing the same
17
Patent #:
Issue Dt:
06/10/2003
Application #:
10035189
Filing Dt:
01/04/2002
Publication #:
Pub Dt:
07/18/2002
Title:
SEMICONDUCTOR MEMORY DEVICE
18
Patent #:
Issue Dt:
09/30/2003
Application #:
10097789
Filing Dt:
03/13/2002
Publication #:
Pub Dt:
12/12/2002
Title:
SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME
19
Patent #:
Issue Dt:
12/02/2003
Application #:
10142700
Filing Dt:
05/10/2002
Publication #:
Pub Dt:
01/16/2003
Title:
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
20
Patent #:
Issue Dt:
11/25/2003
Application #:
10234341
Filing Dt:
09/05/2002
Publication #:
Pub Dt:
03/13/2003
Title:
TEST PIN UNIT
21
Patent #:
Issue Dt:
07/11/2006
Application #:
10302035
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
07/31/2003
Title:
ANALYTICAL SIMULATOR AND ANALYTICAL SIMULATION METHOD AND PROGRAM
22
Patent #:
Issue Dt:
07/11/2006
Application #:
10456667
Filing Dt:
06/05/2003
Publication #:
Pub Dt:
01/29/2004
Title:
PHOTOMASK COVERED WITH LIGHT-TRANSMISSIVE AND ELECTRICALLY-CONDUCTIVE POLYMER MATERIAL
23
Patent #:
Issue Dt:
09/28/2004
Application #:
10609478
Filing Dt:
07/01/2003
Publication #:
Pub Dt:
01/15/2004
Title:
SEMICONDUCTOR MEMORY APPARATUS
24
Patent #:
Issue Dt:
09/05/2006
Application #:
10681993
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
03/10/2005
Title:
SEMICONDUCTOR DEVICE, AND DESIGN METHOD, INSPECTION METHOD, AND DESIGN PROGRAM THEREFOR
25
Patent #:
Issue Dt:
10/17/2006
Application #:
10809322
Filing Dt:
03/26/2004
Publication #:
Pub Dt:
10/14/2004
Title:
LSI INSPECTION METHOD AND DEFECT INSPECTION DATA ANALYSIS APPARATUS
26
Patent #:
Issue Dt:
04/12/2011
Application #:
11509270
Filing Dt:
08/24/2006
Publication #:
Pub Dt:
12/21/2006
Title:
SEMICONDUCTOR DEVICE, AND DESIGN METHOD, INSPECTION METHOD, AND DESIGN PROGRAM THEREFOR
27
Patent #:
Issue Dt:
10/09/2007
Application #:
11517046
Filing Dt:
09/07/2006
Publication #:
Pub Dt:
01/11/2007
Title:
LSI INSPECTION METHOD AND DEFECT INSPECTION DATA ANALYSIS APPARATUS
Assignor
1
Exec Dt:
12/01/2012
Assignee
1
NO.3, LI-HSIN ROAD 2, SCIENCE-BASED INDUSTRIAL PARK
HSIN-CHU CITY, TAIWAN
Correspondence name and address
WINSTON HSU
P.O.BOX 506
MERRIFIELD, VA 22116

Search Results as of: 05/13/2024 11:29 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT