Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 030681/0244 | |
| Pages: | 5 |
| | Recorded: | 06/25/2013 | | |
| Attorney Dkt #: | 303.E77US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
13919599
|
Filing Dt:
|
06/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
SHIELDED VERTICALLY STACKED DATA LINE ARCHITECTURE FOR MEMORY
|
|
|
Assignee
|
|
|
|
|
| 8000 SO. FEDERAL WAY |
| BOISE, IDAHO 83716-9632 |
|
|
Correspondence name and address
|
| |
LISA M. LEE
|
| |
1241 CONCOURSE DR.
|
| |
RAPID CITY, SD 57703
|
Search Results as of:
05/02/2024 07:30 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
