|
Total properties:
31
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08220075
|
Filing Dt:
|
03/30/1994
|
|
Title:
|
ADAPTER FOR COMPUTER INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08269491
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
SCB ARRAY EXTERNAL TO A HOST ADAPTER INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1998
|
Application #:
|
08324298
|
Filing Dt:
|
10/17/1994
|
|
Title:
|
DISK SYSTEM WITH HEADERLESS TRACK FORMAT, EMBEDDED SERVO FIELDS AND CONSTANT DENSITY RECORDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08504921
|
Filing Dt:
|
07/20/1995
|
|
Title:
|
SYSTEM FOR TRANSFERRING 32-BIT DOUBLE WORD IDE DATA SEQUENTIALLY WITHOUT AN INTERVENING INSTRUCTION BY AUTOMATICALLY INCREMENTING I/O PORT ADDRESS AND TRANSLATING INCREMENTED ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08522639
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
HARDWARE ALIGNMENT IN A HEADERLESS DISK DRIVE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08522687
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
LOGICAL AND PHYSICAL ZONES FOR MANAGEMENT OF DEFECTS IN A HEADERLESS DISK DRIVE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08542277
|
Filing Dt:
|
10/12/1995
|
|
Title:
|
SYSTEM AND METHOD FOR ENCODING AND DECODING DATA USING NUMERICAL COMPUTATIONS IN GALOIS FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08574534
|
Filing Dt:
|
12/19/1995
|
|
Title:
|
USE OF A STORED SIGNAL TO SWITCH BETWEEN MEMORY BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08666076
|
Filing Dt:
|
06/19/1996
|
|
Title:
|
SYSTEM AND METHOD FOR CO-PLANAR AND NEARLY CO-PLANAR PRINTED CIRCUIT BOARD EXTENSION DOCKING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08709501
|
Filing Dt:
|
09/06/1996
|
|
Title:
|
METHOD FOR DETERMINING WHETHER BI-DIRECTIONAL OR UNIDIRECTIONAL DATA LINE CIRCUITS ARE USED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08766892
|
Filing Dt:
|
12/13/1996
|
|
Title:
|
DUAL EDGE D FLIP FLOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08773386
|
Filing Dt:
|
12/26/1996
|
|
Title:
|
INTEGRATED CIRCUIT TEST STIMULUS VERIFICATION AND VECTOR EXTRACTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08821783
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
ENHANCED DUAL PORT I/O BUS BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08823779
|
Filing Dt:
|
03/24/1997
|
|
Title:
|
DATA SECTOR MARK GENERATION FOR A HEADERLESS DISK DRIVE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08823958
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
BUS TO BUS BRIDGE DEADLOCK PREVENTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08829051
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
INTEGRATED CIRCUIT DESIGN FOR SINGLE ENDED RECEIVER MARGIN TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08829316
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
DESIGN VERIFICATION SYSTEM USING EXPECT BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08877115
|
Filing Dt:
|
06/17/1997
|
|
Title:
|
SYSTEM FOR ALIGNING CONTROL WORDS FOR IDENTIFYING BOUNDARIES OF HEADERLESS DATA SECTORS USING AUTOMATIC INCREMENTING AND DISCARDING OF DATA FRAME NUMBERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08882198
|
Filing Dt:
|
06/25/1997
|
|
Title:
|
HOT-SWITCHABLE SCSI CONTROLLER HAVING OUTPUT DRIVERS WITH QUICK TURN-ON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08884863
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING CLOCK SKEW IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08903803
|
Filing Dt:
|
07/31/1997
|
|
Title:
|
OBJECT ORIENTED SIMULATION MODELING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08933568
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ERROR CORRECTION CODE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08963905
|
Filing Dt:
|
11/04/1997
|
|
Title:
|
MECHANISM FOR INCREMENTAL BACKUP OF ON-LINE FILES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09001615
|
Filing Dt:
|
12/31/1997
|
|
Title:
|
METHOD AND SYSTEM FOR CHANGING PERIPHERAL COMPONENT INTERCONNECT CONFIGURATION REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09013498
|
Filing Dt:
|
01/26/1998
|
|
Title:
|
METHOD AND APPARATUS FOR ALLOCATING EXCLUSIVE SHARED RESOURCE REQUESTS IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09023395
|
Filing Dt:
|
02/13/1998
|
|
Title:
|
INTENTIONALLY MISMATCHED MIRROR PROCESS INVERSE CURRENT SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09046117
|
Filing Dt:
|
03/20/1998
|
|
Title:
|
PIPELINED BERLEKAMP-MASSEY ERROR LOCATOR POLYNOMIAL GENERATING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09049365
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
AN INTEGRATED CIRCUIT SCSI I/O CELL HAVING SIGNAL ASSERTION EDGE TRIGGERED TIMED GLITCH FILTER THAT DEFINES A STROBE MASKING PERIOD TO PROTECT THE CONTENTS OF DATA LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09062278
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
REDUNDANT BUS BRIDGE SYSTEMS AND METHODS USING SEPARATELY-POWERED BUS BRIDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09089054
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
TIMER USING A SINGLE COUNTER TO TRACK MULTIPLE TIME-OUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09089068
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
COMMUNICATIONS INTERFACE ADAPTER FOR A COMPUTER SYSTEM INCLUDING POSTING OF SYSTEM INTERRUPT STATUS
|
|
