USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	030945/0505			Pages:	16
		Recorded:	08/05/2013
Conveyance:	RELEASE OF LIEN ON PATENT

Total properties: 52

1

Patent #:	5815438	Issue Dt:	09/29/1998	Application #:	08810170	Filing Dt:	02/28/1997
Title:	OPTIMIZED BIASING SCHEME FOR NAND READ AND HOT-CARRIER WRITE OPERATIONS

2

Patent #:	5995417	Issue Dt:	11/30/1999	Application #:	09175646	Filing Dt:	10/20/1998
Title:	SCHEME FOR PAGE ERASE AND ERASE VERIFY IN A NON -VOLATILE MEMORY ARRAY

3

Patent #:	6175522	Issue Dt:	01/16/2001	Application #:	09408846	Filing Dt:	09/30/1999
Title:	READ OPERATION SCHEME FOR A HIGH-DENSITY, LOW VOLTAGE, AND SUPERIOR RELIABILITY NAND FLASH MEMORY DEVICE

4

Patent #:	6181605	Issue Dt:	01/30/2001	Application #:	09414750	Filing Dt:	10/06/1999
Title:	GLOBAL ERASE/PROGRAM VERIFICATION APPARATUS AND METHOD

5

Patent #:	6240020	Issue Dt:	05/29/2001	Application #:	09427406	Filing Dt:	10/25/1999
Title:	METHOD OF BITLINE SHIELDING IN CONJUNCTION WITH A PRECHARGING SCHEME FOR NAND-BASED FLASH MEMORY DEVICES

6

Patent #:	6175523	Issue Dt:	01/16/2001	Application #:	09433187	Filing Dt:	10/25/1999
Title:	PRECHARGING MECHANISM AND METHOD FOR NAND-BASED FLASH MEMORY DEVICES

7

Patent #:	6269025	Issue Dt:	07/31/2001	Application #:	09500699	Filing Dt:	02/09/2000
Title:	Memory system having a program and erase voltage modifier

8

Patent #:	6424569	Issue Dt:	07/23/2002	Application #:	09513027	Filing Dt:	02/25/2000
Title:	USER SELECTABLE CELL PROGRAMMING

9

Patent #:	6219276	Issue Dt:	04/17/2001	Application #:	09513643	Filing Dt:	02/25/2000
Title:	Multilevel cell programming

10

Patent #:	6728913	Issue Dt:	04/27/2004	Application #:	09513698	Filing Dt:	02/25/2000
Title:	DATA RECYCLING IN MEMORY

11

Patent #:	6295228	Issue Dt:	09/25/2001	Application #:	09514933	Filing Dt:	02/28/2000
Title:	System for programming memory cells

12

Patent #:	6707713	Issue Dt:	03/16/2004	Application #:	09516478	Filing Dt:	03/01/2000
Title:	INTERLACED MULTI-LEVEL MEMORY

13

Patent #:	6397313	Issue Dt:	05/28/2002	Application #:	09632390	Filing Dt:	08/04/2000
Title:	REDUNDANT DUAL BANK ARCHITECTURE FOR A SIMULTANEOUS OPERATION FLASH MEMORY

14

Patent #:	6452869	Issue Dt:	09/17/2002	Application #:	09794478	Filing Dt:	02/26/2001
Title:	ADDRESS BROADCASTING TO A PAGED MEMORY DEVICE TO ELIMINATE ACCESS LATENCY PENALTY

15

Patent #:	6307783	Issue Dt:	10/23/2001	Application #:	09794485	Filing Dt:	02/26/2001
Title:	Descending staircase read technique for a multilevel cell NAND flash memory device

16

Patent #:	6504757	Issue Dt:	01/07/2003	Application #:	09922415	Filing Dt:	08/03/2001
Title:	DOUBLE BOOSTING SCHEME FOR NAND TO IMPROVE PROGRAM INHIBIT CHARACTERISTICS

17

Patent #:	7266664	Issue Dt:	09/04/2007	Application #:	10077778	Filing Dt:	02/20/2002
Publication #:	US20020120820	Pub Dt:	08/29/2002
Title:	MEMORY DEVICE FOR CONTROLLING NONVOLATILE AND VOLATILE MEMORIES

18

Patent #:	6996004	Issue Dt:	02/07/2006	Application #:	10700414	Filing Dt:	11/04/2003
Title:	MINIMIZATION OF FG-FG COUPLING IN FLASH MEMORY

19

Patent #:	7042766	Issue Dt:	05/09/2006	Application #:	10896651	Filing Dt:	07/22/2004
Title:	METHOD OF PROGRAMMING A FLASH MEMORY DEVICE USING MULTILEVEL CHARGE STORAGE

20

Patent #:	7154769	Issue Dt:	12/26/2006	Application #:	11052689	Filing Dt:	02/07/2005
Publication #:	US20060175598	Pub Dt:	08/10/2006
Title:	MEMORY DEVICE INCLUDING BARRIER LAYER FOR IMPROVED SWITCHING SPEED AND DATA RETENTION

21

Patent #:	7184338	Issue Dt:	02/27/2007	Application #:	11215253	Filing Dt:	08/30/2005
Publication #:	US20060077736	Pub Dt:	04/13/2006
Title:	SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE TESTING METHOD, AND PROGRAMMING METHOD

22

Patent #:	7286398	Issue Dt:	10/23/2007	Application #:	11290002	Filing Dt:	11/30/2005
Publication #:	US20060215451	Pub Dt:	09/28/2006
Title:	SEMICONDUCTOR DEVICE AND METHOD OF CONTROLLING SAID SEMICONDUCTOR DEVICE

23

Patent #:	7342830	Issue Dt:	03/11/2008	Application #:	11332263	Filing Dt:	01/17/2006
Title:	PROGRAM AND PROGRAM VERIFY OPERATIONS FOR FLASH MEMORY

24

Patent #:	7362620	Issue Dt:	04/22/2008	Application #:	11394491	Filing Dt:	03/31/2006
Publication #:	US20060245247	Pub Dt:	11/02/2006
Title:	SEMICONDUCTOR DEVICE AND METHOD OF CONTROLLING THE SAME

25

Patent #:	7739559	Issue Dt:	06/15/2010	Application #:	11444251	Filing Dt:	05/30/2006
Publication #:	US20060291305	Pub Dt:	12/28/2006
Title:	SEMICONDUCTOR DEVICE AND PROGRAM DATA REDUNDANCY METHOD THEREFOR

26

Patent #:	7626253	Issue Dt:	12/01/2009	Application #:	11514390	Filing Dt:	08/30/2006
Publication #:	US20070045876	Pub Dt:	03/01/2007
Title:	COMPUTING DEVICE INCLUDING A STACKED SEMICONDUCTOR DEVICE

27

Patent #:	7630245	Issue Dt:	12/08/2009	Application #:	11543399	Filing Dt:	10/04/2006
Publication #:	US20070104016	Pub Dt:	05/10/2007
Title:	SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREFOR

28

Patent #:	7968990	Issue Dt:	06/28/2011	Application #:	11654704	Filing Dt:	01/17/2007
Publication #:	US20080169544	Pub Dt:	07/17/2008
Title:	SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

29

Patent #:	7743203	Issue Dt:	06/22/2010	Application #:	11747608	Filing Dt:	05/11/2007
Publication #:	US20080279005	Pub Dt:	11/13/2008
Title:	MANAGING FLASH MEMORY BASED UPON USAGE HISTORY

30

Patent #:	7945792	Issue Dt:	05/17/2011	Application #:	11873980	Filing Dt:	10/17/2007
Publication #:	US20090106563	Pub Dt:	04/23/2009
Title:	TAMPER REACTIVE MEMORY DEVICE TO SECURE DATA FROM TAMPER ATTACKS

31

Patent #:	7564720	Issue Dt:	07/21/2009	Application #:	11879989	Filing Dt:	07/18/2007
Publication #:	US20080049503	Pub Dt:	02/28/2008
Title:	NONVOLATILE STORAGE AND ERASE CONTROL

32

Patent #:	7894267	Issue Dt:	02/22/2011	Application #:	11929741	Filing Dt:	10/30/2007
Publication #:	US20090109760	Pub Dt:	04/30/2009
Title:	DETERMINISTIC PROGRAMMING ALGORITHM THAT PROVIDES TIGHTER CELL DISTRIBUTIONS WITH A REDUCED NUMBER OF PROGRAMMING PULSES

33

Patent #:	7979667	Issue Dt:	07/12/2011	Application #:	11953501	Filing Dt:	12/10/2007
Publication #:	US20090150646	Pub Dt:	06/11/2009
Title:	MEMORY ARRAY SEARCH ENGINE

34

Patent #:	7761740	Issue Dt:	07/20/2010	Application #:	11955934	Filing Dt:	12/13/2007
Publication #:	US20090158085	Pub Dt:	06/18/2009
Title:	POWER SAFE TRANSLATION TABLE OPERATION IN FLASH MEMORY

35

Patent #:	7602639	Issue Dt:	10/13/2009	Application #:	11957309	Filing Dt:	12/14/2007
Publication #:	US20090154234	Pub Dt:	06/18/2009
Title:	READING ELECTRONIC MEMORY UTILIZING RELATIONSHIPS BETWEEN CELL STATE DISTRIBUTIONS

36

Patent #:	8010776	Issue Dt:	08/30/2011	Application #:	11957793	Filing Dt:	12/17/2007
Publication #:	US20090158023	Pub Dt:	06/18/2009
Title:	ADAPTIVE SYSTEM BOOT ACCELERATOR FOR COMPUTING SYSTEMS

37

Patent #:	8239875	Issue Dt:	08/07/2012	Application #:	11962918	Filing Dt:	12/21/2007
Publication #:	US20090165020	Pub Dt:	06/25/2009
Title:	COMMAND QUEUING FOR NEXT OPERATIONS OF MEMORY DEVICES

38

Patent #:	7675776	Issue Dt:	03/09/2010	Application #:	11963286	Filing Dt:	12/21/2007
Publication #:	US20090161430	Pub Dt:	06/25/2009
Title:	BIT MAP CONTROL OF ERASE BLOCK DEFECT LIST IN A MEMORY

39

Patent #:	7953919	Issue Dt:	05/31/2011	Application #:	11963306	Filing Dt:	12/21/2007
Publication #:	US20090164696	Pub Dt:	06/25/2009
Title:	PHYSICAL BLOCK ADDRESSING OF ELECTRONIC MEMORY DEVICES

40

Patent #:	7949851	Issue Dt:	05/24/2011	Application #:	11966919	Filing Dt:	12/28/2007
Publication #:	US20090172345	Pub Dt:	07/02/2009
Title:	TRANSLATION MANAGEMENT OF LOGICAL BLOCK ADDRESSES AND PHYSICAL BLOCK ADDRESSES

41

Patent #:	7706186	Issue Dt:	04/27/2010	Application #:	11982864	Filing Dt:	11/05/2007
Publication #:	US20080140880	Pub Dt:	06/12/2008
Title:	CONTROLLING A SEMICONDUCTOR DEVICE

42

Patent #:	7895406	Issue Dt:	02/22/2011	Application #:	11986332	Filing Dt:	11/20/2007
Publication #:	US20080147967	Pub Dt:	06/19/2008
Title:	MEMORY DEVICE AND PASSWORD STORING METHOD THEREOF

43

Patent #:	7643371	Issue Dt:	01/05/2010	Application #:	11986385	Filing Dt:	11/20/2007
Publication #:	US20080159011	Pub Dt:	07/03/2008
Title:	ADDRESS/DATA MULTIPLEXED DEVICE

44

Patent #:	8041895	Issue Dt:	10/18/2011	Application #:	12020698	Filing Dt:	01/28/2008
Publication #:	US20090193193	Pub Dt:	07/30/2009
Title:	TRANSLATION TABLE COHERENCY MECAHANISM USING CACHE WAY AND SET INDEX WRITE BUFFERS

45

Patent #:	8117521	Issue Dt:	02/14/2012	Application #:	12198381	Filing Dt:	08/26/2008
Publication #:	US20100058151	Pub Dt:	03/04/2010
Title:	IMPLEMENTATION OF RECYCLING UNUSED ECC PARITY BITS DURING FLASH MEMORY PROGRAMMING

46

Patent #:	7995386	Issue Dt:	08/09/2011	Application #:	12275663	Filing Dt:	11/21/2008
Publication #:	US20100128521	Pub Dt:	05/27/2010
Title:	APPLYING NEGATIVE GATE VOLTAGE TO WORDLINES ADJACENT TO WORDLINE ASSOCIATED WITH READ OR VERIFY TO REDUCE ADJACENT WORDLINE DISTURB

47

Patent #:	8085588	Issue Dt:	12/27/2011	Application #:	12433084	Filing Dt:	04/30/2009
Publication #:	US20100277987	Pub Dt:	11/04/2010
Title:	SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF

48

Patent #:	7869281	Issue Dt:	01/11/2011	Application #:	12550642	Filing Dt:	08/31/2009
Publication #:	US20090316481	Pub Dt:	12/24/2009
Title:	READING ELECTRONIC MEMORY UTILIZING RELATIONSHIPS BETWEEN CELL STATE DISTRIBUTIONS

49

Patent #:	7859096	Issue Dt:	12/28/2010	Application #:	12624117	Filing Dt:	11/23/2009
Publication #:	US20100102424	Pub Dt:	04/29/2010
Title:	SEMICONDUCTOR DEVICE

50

Patent #:	8330263	Issue Dt:	12/11/2012	Application #:	12965672	Filing Dt:	12/10/2010
Publication #:	US20110309494	Pub Dt:	12/22/2011
Title:	SEMICONDUCTOR DEVICE

51

Patent #:	8329562	Issue Dt:	12/11/2012	Application #:	12965706	Filing Dt:	12/10/2010
Publication #:	US20110312108	Pub Dt:	12/22/2011
Title:	METHODS OF MAKING A SEMICONDUCTOR DEVICE

52

Patent #:	9041177	Issue Dt:	05/26/2015	Application #:	13711443	Filing Dt:	12/11/2012
Publication #:	US20130100318	Pub Dt:	04/25/2013
Title:	SEMICONDUCTOR DEVICE WITH SEALING RESIN

Assignor

1

BARCLAYS BANK PLC

Exec Dt:

08/05/2013

Assignees

1

915 DEGUIGNE DRIVE

SUNNYVALE, CALIFORNIA 94088

2

915 DEGUIGNE DRIVE

SUNNYVALE, CALIFORNIA 94088

3

SPANSION TECHNOLOGY INC.

915 DEGUIGNE DRIVE

SUNNYVALE, CALIFORNIA 94088

4

SPANSION TECHNOLOGY LLC

915 DEGUIGNE DRIVE

SUNNYVALE, CALIFORNIA 94088

Correspondence name and address
	THOMAS FAHEY
	1025 VERMONT AVENUE NW, SUITE 1130
	NATIONAL CORPORATE RESEARCH, LTD.
	WASHINGTON, DC 20005

Search Results as of: 05/10/2024 05:02 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6

| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT