skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:031039/0015   Pages: 8
Recorded: 08/19/2013
Attorney Dkt #:3521.52
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 10
1
Patent #:
Issue Dt:
06/18/2002
Application #:
08884228
Filing Dt:
06/27/1997
Title:
METHOD OF INJECTION MOLDED FLIP CHIP ENCAPSULATION
2
Patent #:
Issue Dt:
02/26/2002
Application #:
09346356
Filing Dt:
07/02/1999
Title:
ELECTRONIC PACKAGE FPR ELECTRONIC COMPONENTS AND METHOD OF MAKING SAME
3
Patent #:
Issue Dt:
04/16/2002
Application #:
09540172
Filing Dt:
03/31/2000
Title:
ELECTRONIC PACKAGE WITH HIGH DENSITY INTERCONNECT LAYER
4
Patent #:
Issue Dt:
04/11/2006
Application #:
10040745
Filing Dt:
01/07/2002
Publication #:
Pub Dt:
05/23/2002
Title:
METHOD OF MAKING AN ELECTRONIC PACKAGE
5
Patent #:
Issue Dt:
06/13/2006
Application #:
10253725
Filing Dt:
09/24/2002
Publication #:
Pub Dt:
01/30/2003
Title:
ELECTRONIC PACKAGE WITH OPTIMIZED LAMINATION PROCESS
6
Patent #:
Issue Dt:
03/16/2010
Application #:
11678783
Filing Dt:
02/26/2007
Publication #:
Pub Dt:
08/28/2008
Title:
LOCALIZED TEMPERATURE CONTROL DURING RAPID THERMAL ANNEAL
7
Patent #:
Issue Dt:
06/29/2010
Application #:
11678799
Filing Dt:
02/26/2007
Publication #:
Pub Dt:
08/28/2008
Title:
LOCALIZED TEMPERATURE CONTROL DURING RAPID THERMAL ANNEAL
8
Patent #:
Issue Dt:
05/25/2010
Application #:
11744621
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
09/06/2007
Title:
METHODOLOGY FOR RECOVERY OF HOT CARRIER INDUCED DEGRADATION IN BIPOLAR DEVICES
9
Patent #:
Issue Dt:
04/27/2010
Application #:
11752382
Filing Dt:
05/23/2007
Publication #:
Pub Dt:
11/27/2008
Title:
METHOD AND PROCESS FOR REDUCING UNDERCOOLING IN A LEAD-FREE TIN-RICH SOLDER ALLOY
10
Patent #:
Issue Dt:
03/09/2010
Application #:
11850767
Filing Dt:
09/06/2007
Publication #:
Pub Dt:
06/26/2008
Title:
MOUNTING METHOD FOR SEMICONDUCTOR PARTS ON CIRCUIT SUBSTRATE
Assignor
1
Exec Dt:
08/05/2013
Assignee
1
3050 ZANKER ROAD
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
ALLSTON L. JONES
425 SHERMAN AVENUE, SUITE 230
PALO ALTO, CA 94306

Search Results as of: 05/09/2024 12:28 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT