Total properties:
125
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13854137
|
Filing Dt:
|
04/01/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF ASSEMBLING SAME
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13854140
|
Filing Dt:
|
04/01/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF ASSEMBLING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13857131
|
Filing Dt:
|
04/04/2013
|
|
Title:
|
STIFFENED SEMICONDUCTOR DIE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13857143
|
Filing Dt:
|
04/04/2013
|
|
Title:
|
METHOD OF FORMING STACKED DIE PACKAGE USING REDISTRIBUTED CHIP PACKAGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
13859490
|
Filing Dt:
|
04/09/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR CALIBRATING TRANSDUCER-INCLUDING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13861509
|
Filing Dt:
|
04/12/2013
|
|
Title:
|
DOUBLE PATTERNING AWARE ROUTING WITHOUT STITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13862473
|
Filing Dt:
|
04/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
|
Title:
|
FLUID COOLED SEMICONDUCTOR DIE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13864729
|
Filing Dt:
|
04/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
INTEGRATED CIRCUIT CHIP WITH DISCONTINUOUS GUARD RING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13865185
|
Filing Dt:
|
04/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
|
Title:
|
WIRE BONDING MACHINE AND METHOD FOR TESTING WIRE BOND CONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13865794
|
Filing Dt:
|
04/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
STARTUP CIRCUITS WITH NATIVE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13866034
|
Filing Dt:
|
04/19/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
|
Title:
|
MIXED SIGNAL IP CORE PROTOTYPING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
13867656
|
Filing Dt:
|
04/22/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
MEMS DEVICE WITH STRESS ISOLATION AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13867720
|
Filing Dt:
|
04/22/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
ESTIMATION OF SIDEWALL SKEW ANGLES OF A STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13868125
|
Filing Dt:
|
04/23/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
METHOD OF FABRICATING MEMS DEVICE HAVING RELEASE ETCH STOP LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13868777
|
Filing Dt:
|
04/23/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
AMPLIFIER USING NONLINEAR DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13871411
|
Filing Dt:
|
04/26/2013
|
|
Title:
|
METHODS AND SYSTEMS FOR GATE DIMENSION CONTROL IN MULTI-GATE STRUCTURES FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13872643
|
Filing Dt:
|
04/29/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
SELECTIVE GATE OXIDE PROPERTIES ADJUSTMENT USING FLUORINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13873217
|
Filing Dt:
|
04/30/2013
|
|
Title:
|
STANDARD CELL FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13873454
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
|
Title:
|
AMPLIFIERS AND RELATED RECEIVER SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
13873621
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ACCELERATING SPARSE MATRIX OPERATIONS IN FULL ACCURACY CIRCUIT SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13873655
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
Integrated Circuit Design Verification Through Forced Clock Glitches
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13873752
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
SELF-DEFINING, LOW CAPACITANCE WIRE BOND PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
13873917
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
SCALABLE SPLIT GATE MEMORY CELL ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13873988
|
Filing Dt:
|
04/30/2013
|
|
Title:
|
SYNCHRONOUS MULTIPLE PORT MEMORY WITH ASYNCHRONOUS PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13873998
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
FOUR PORT MEMORY WITH MULTIPLE CORES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13874119
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
NON-VOLATILE MEMORY (NVM) WITH VARIABLE VERIFY OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13874127
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
BIASING SPLIT GATE MEMORY CELL DURING POWER-OFF MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13874477
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR GENERATING GATE-LEVEL ACTIVITY DATA FOR USE IN CLOCK GATING EFFICIENCY ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13875618
|
Filing Dt:
|
05/02/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
|
Title:
|
Electrostatic Discharge (ESD) Clamp Circuit with High Effective Holding Voltage
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
13877176
|
Filing Dt:
|
04/01/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
|
Title:
|
DECODER FOR DETERMINING A SUBSTANCE OR MATERIAL STRUCTURE OF A DETECTED OBJECT BASED ON SIGNALS OF A CAPACITIVE SENSOR AND METHOD FOR DETERMINING A SUBSTANCE OR MATERIAL STRUCTURE OF A DETECTED OBJECT BASED ON SIGNALS OF A CAPACITIVE SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
13879240
|
Filing Dt:
|
04/12/2013
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
|
Title:
|
METHOD FOR SETTING BREAKPOINTS, AND AN INTEGRATED CIRCUIT AND DEBUG TOOL THEREFOR
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13880182
|
Filing Dt:
|
04/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
|
Title:
|
METHOD FOR BIT RATE CONTROL WITHIN A SCALABLE VIDEO CODING SYSTEM AND SYSTEM THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13880193
|
Filing Dt:
|
04/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DEVICE AND METHOD FOR DETECTING AN EXCESSIVE VOLTAGE STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13880221
|
Filing Dt:
|
04/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
|
Title:
|
METHOD OF DEBUGGING SOFTWARE AND CORRESPONDING COMPUTER PROGRAM PRODUCT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13881157
|
Filing Dt:
|
04/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
|
Title:
|
TACTILE INPUT DEVICE, MICROPROCESSOR SYSTEM AND METHOD FOR CONTROLLING A TACTILE INPUT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
13882710
|
Filing Dt:
|
04/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR MONITORING OPERATION OF AN INSULATED GATE BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13887233
|
Filing Dt:
|
05/03/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
|
Title:
|
TESTING AN ELECTRICAL CONNECTION OF A DEVICE CAP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
13890394
|
Filing Dt:
|
05/09/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
METAL-OXIDE-SEMICONDUCTOR (MOS) VOLTAGE DIVIDER WITH DYNAMIC IMPEDANCE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
13890402
|
Filing Dt:
|
05/09/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH NOTCHED GATE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13891214
|
Filing Dt:
|
05/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
SYSTEM FOR MEASURING POWER CONSUMPTION OF INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13892293
|
Filing Dt:
|
05/12/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
INTEGRATED CIRCUIT POWER MANAGEMENT MODULE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13892297
|
Filing Dt:
|
05/12/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH BOND AND PROBE PADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
13893026
|
Filing Dt:
|
05/13/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES WITH DIFFERENT DIELECTRIC THICKNESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13894440
|
Filing Dt:
|
05/15/2013
|
|
Title:
|
SURFACE MOUNT SEMICONDUCTOR DEVICE WITH SOLDER BALL REINFORCEMENT FRAME
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13894460
|
Filing Dt:
|
05/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
POWER PLANE FOR MULTI-LAYERED SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13895344
|
Filing Dt:
|
05/15/2013
|
|
Title:
|
SYSTEM FOR GENERATING CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13895385
|
Filing Dt:
|
05/16/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CREATING LOGICAL RADIO LINK CONTROL (RLC) AND MEDIUM ACCESS CONTROL (MAC) PROTOCOL DATA UNITS (PDUS) IN MOBILE COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
13898949
|
Filing Dt:
|
05/21/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH SACRIFICIAL ANODE AND PASSIVATION LAYER AND METHOD FOR FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
13900226
|
Filing Dt:
|
05/22/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
PROTECTION DEVICE AND RELATED FABRICATION METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13900256
|
Filing Dt:
|
05/22/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
PROTECTION DEVICE AND RELATED FABRICATION METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
13900761
|
Filing Dt:
|
05/23/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR DIRECT MEMORY ACCESS COHERENCY AMONG MULTIPLE PROCESSING CORES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
13901189
|
Filing Dt:
|
05/23/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
ACTIVE LATERAL FORCE STICTION SELF-RECOVERY FOR MICROELECTROMECHANICAL SYSTEMS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13901563
|
Filing Dt:
|
05/23/2013
|
|
Title:
|
FLEXIBLE SUBSTRATE WITH CRIMPING INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13901590
|
Filing Dt:
|
05/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SELF-TEST OF SUCCESSIVE APPROXIMATION REGISTER (SAR) A/D CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
13902872
|
Filing Dt:
|
05/27/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
INTEGRATED CIRCUIT WAKE-UP CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13902873
|
Filing Dt:
|
05/27/2013
|
|
Title:
|
SYSTEM AND METHOD FOR DETERMINING POWER LEAKAGE OF ELECTRONIC CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13902974
|
Filing Dt:
|
05/27/2013
|
|
Title:
|
DATA RETENTION FLIP-FLOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13903230
|
Filing Dt:
|
05/28/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES WITH MULTILAYER FLEX INTERCONNECT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13903308
|
Filing Dt:
|
05/28/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
METHOD OF FORMING A HIGH THERMAL CONDUCTING SEMICONDUCTOR DEVICE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13905150
|
Filing Dt:
|
05/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
SYSTEM FOR PREVENTING TAMPERING WITH INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13905275
|
Filing Dt:
|
05/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
I/O CELL ESD SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13906113
|
Filing Dt:
|
05/30/2013
|
|
Title:
|
SELF ADJUSTING REFERENCE FOR INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13906161
|
Filing Dt:
|
05/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
MICROELECTRONIC PACKAGES INCLUDING PATTERNED DIE ATTACH MATERIAL AND METHODS FOR THE FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
13906621
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
STACKED MICROELECTRONIC PACKAGES HAVING SIDEWALL CONDUCTORS AND METHODS FOR THE FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13907068
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
OSCILLATOR WITH STARTUP CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
13907119
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
METHOD FOR FORMING AN ELECTRICAL CONNECTION BETWEEN METAL LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
13907480
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
MULTI-CORE SYSTEM PERFORMING PACKET PROCESSING WITH CONTEXT SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13907484
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
MULTIPLE DATA RATE MEMORY WITH READ TIMING INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13907491
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
|
Title:
|
LOGIC TRANSISTOR AND NON-VOLATILE MEMORY CELL INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
13907497
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
FUSE/RESISTOR UTILIZING INTERCONNECT AND VIAS AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13907845
|
Filing Dt:
|
05/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
METHODS AND STRUCTURES FOR SPLIT GATE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13910092
|
Filing Dt:
|
06/04/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
METHOD FOR LOW POWER BOOT FOR MICROCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13912170
|
Filing Dt:
|
06/06/2013
|
|
Title:
|
CLOCK MULTIPLEXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
13913993
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
OPTICAL WAFER AND DIE PROBE TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13914021
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
DIE STACK WITH OPTICAL TSVS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13914049
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
COMMUNICATION SYSTEM DIE STACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
13914089
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
INTEGRATION OF A MEMS BEAM WITH OPTICAL WAVEGUIDE AND DEFLECTION IN TWO DIMENSIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
13914123
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR BEAM CONTROL WITH OPTICAL MEMS BEAM WAVEGUIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
13914149
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
Optical Redundancy
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
13914178
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
Optical Backplane Mirror
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2019
|
Application #:
|
13914199
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
Optical Die Test Interface
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13916146
|
Filing Dt:
|
06/12/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR DEMODULATING AN INCOMING SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
13917580
|
Filing Dt:
|
06/13/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
ESD PROTECTION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13917639
|
Filing Dt:
|
06/13/2013
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH REDISTRIBUTED CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13917641
|
Filing Dt:
|
06/14/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
MOLD CAP FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13919638
|
Filing Dt:
|
06/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
|
Title:
|
INERTIAL SENSOR WITH TRIM CAPACITANCE AND METHOD OF TRIMMING OFFSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13921897
|
Filing Dt:
|
06/19/2013
|
|
Title:
|
SCALED SIGMA SAMPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13922759
|
Filing Dt:
|
06/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
DIE FRACTURE DETECTION AND HUMIDITY PROTECTION WITH DOUBLE GUARD RING ARRANGEMENT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13924623
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
LEAD FRAME AND SEMICONDUCTOR DEVICE USING SAME
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13924625
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
CAPILLARY BONDING TOOL AND METHOD OF FORMING WIRE BONDS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13924626
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
WIRE BONDING METHOD FOR FLEXIBLE SUBSTRATES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13924627
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH HEAT SPREADER AND THERMAL SHEET
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13924628
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
SEMICONDUCTOR SENSOR DEVICE WITH METAL LID
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13924633
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
PRESSURE SENSOR AND METHOD OF PACKAGING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13924792
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
Frequency-Domain Amplitude Normalization For Symbol Correlation In Multi-Carrier Systems
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
13924880
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
ANGULAR RATE SENSOR WITH QUADRATURE ERROR COMPENSATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13924940
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
Frequency-Domain Carrier Blanking For Multi-Carrier Systems
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13924996
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
Frequency-Domain Frame Synchronization In Multi-Carrier Systems
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
13925023
|
Filing Dt:
|
06/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
Frequency-Domain Symbol And Frame Synchronization In Multi-Carrier Systems
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13925807
|
Filing Dt:
|
06/24/2013
|
|
Title:
|
SYSTEM AND METHOD FOR LOW-LATENCY ADDRESSING IN FLASH MEMORY
|
|
