|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
09950884
|
Filing Dt:
|
09/13/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
DEMODULATOR FOR DEMODULATING DIGITAL MODULATED SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
09951623
|
Filing Dt:
|
09/14/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
CLOCK REGENERATOR FOR USE IN DEMODULATING DIGITAL MODULATED SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09953166
|
Filing Dt:
|
09/17/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
INTERFACE CIRCUIT AND METHOD FOR WRITING DATA INTO A NON-VOLATILE MEMORY, AND SCAN REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09956122
|
Filing Dt:
|
09/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
METHOD FOR SELECTIVELY PROVIDING ADHESIVE ON A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09956123
|
Filing Dt:
|
09/20/2001
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH STAGGERED HEXAGONAL ELECTRODES AND INCREASED WIRING WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09956124
|
Filing Dt:
|
09/20/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY WITH TESTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09956460
|
Filing Dt:
|
09/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
POWER MOS TRANSISTOR HAVING INCREASED DRAIN CURRENT PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09956801
|
Filing Dt:
|
09/21/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
09962119
|
Filing Dt:
|
09/26/2001
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
Title:
|
Semiconductor device having silicide layer completely occupied amorphous layer formed in the substrate and an inferface junction of (111) silicon plane
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09962190
|
Filing Dt:
|
09/26/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
METHOD FOR FORMING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09962442
|
Filing Dt:
|
09/26/2001
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
Title:
|
SERIAL ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09963500
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
A SEMICONDUCTOR INTERGRATED CIRCUIT HAVING SWITCHING TRANSISTORS AND VARACTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
09963589
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
Title:
|
MICRO-CONTROLLER HAVING USB CONTROL UNIT, MC UNIT AND OSCILLATING CIRCUIT COMMONLY USED BY THE USB CONTROL UNIT AND THE MC UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
09963590
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
MULTI-CHIP PACKAGE TYPE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09968629
|
Filing Dt:
|
10/02/2001
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
SYSTEM FOR SEPARATING AND RECOVERING WASTE FLUID AND SPIN COATER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09969991
|
Filing Dt:
|
10/04/2001
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FORMING CONTACT HOLES IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09975198
|
Filing Dt:
|
10/12/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
MULTI-CHIP PACKAGE-TYPE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09975561
|
Filing Dt:
|
10/12/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
APPARATUS FOR STICKING A TAPE ONTO A SEMICONDUCTOR WAFER AND METHOD OF STICKING THE TAPE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09977490
|
Filing Dt:
|
10/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09977491
|
Filing Dt:
|
10/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09978052
|
Filing Dt:
|
10/17/2001
|
Title:
|
METHOD FOR MANUFACTURING SIDEWALL SPACERS OF A SEMICONDUCTOR DEVICE WITH HIGH ETCH SELECTIVITY AND MINIMIZED SHAVING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09981891
|
Filing Dt:
|
10/19/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, SEMICONDUCTOR PACKAGE FOR USE THEREIN, AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09984321
|
Filing Dt:
|
10/29/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE HAVING A MULTI-LAYER INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09984383
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD OF FORMING CVD TITANIUM FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09984384
|
Filing Dt:
|
10/30/2001
|
Title:
|
OUTPUT BUFFER CIRCUIT OF SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09984839
|
Filing Dt:
|
10/31/2001
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
METHOD OF DESIGNING CONDUCTIVE PATTERN LAYOUT OF LSI
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09985237
|
Filing Dt:
|
11/02/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
DRAM INTERFACE CIRCUIT PROVIDING CONTINUOUS ACCESS ACROSS ROW BOUNDARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09985914
|
Filing Dt:
|
11/06/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD OF FABRICATING A PROTECTIVE ELEMENT IN AN SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09986701
|
Filing Dt:
|
11/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09987753
|
Filing Dt:
|
11/15/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
09988017
|
Filing Dt:
|
11/16/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
WIRING STRUCTURE FOR TRANSMISSION LINE HAVING GROOVED CONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09989382
|
Filing Dt:
|
11/21/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
SURFACE MOUNT TYPE SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09996754
|
Filing Dt:
|
11/30/2001
|
Title:
|
OUTPUT BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09996787
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
DATA TRANSFER EQUIPMENT THAT PROVIDES HIGH SPEED DATA TRANSMISSION BETWEEN DATA TERMINAL EQUIPMENT AND DATA CIRCUIT TERMINATING EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
09996788
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09996930
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
ANALOG-TO-DIGITAL CONVERTER INCLUDING A SERIES OF QUANTIZERS INTERCONNECTED IN CASCADE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09997878
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
METHOD FOR MANUFACTURING AN INTERCONNECT STRUCTURE FOR STACKED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10000445
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
SPEECH INTERACTIVE INTERFACE UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10006142
|
Filing Dt:
|
12/10/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE IN A RECESS OF A SEMICONDUCTOR PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10012505
|
Filing Dt:
|
12/12/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
POWER CONTROL CIRCUIT AND POWER CONTROL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10015695
|
Filing Dt:
|
12/17/2001
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
COMMUNICATION TERMINAL INCREASING EFFECTIVE DATA RATE ON ASYNCHRONOUS TRANSMISSION AND A DATA TRANSMISSION METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10017414
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
VOLTAGE BOOSTER CIRCUIT AND SEMICONDUCTOR DEVICE FOR INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10017928
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
OPERATIONAL AMPLIFIER HAVING LARGE OUTPUT CURRENT WITH LOW SUPPLY
VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
10022285
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
MODULE CIRCUIT BOARD FOR SEMICONDUCTOR DEVICE HAVING BARRIERS TO ISOLATE I/O TERMINALS FROM SOLDER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
10032009
|
Filing Dt:
|
12/31/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
METHOD OF MAKING SEMICONDUCTOR DEVICE HAVING FIRST AND SECOND SEALING RESINS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
10034108
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING ALIGNMENT MARK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
10038898
|
Filing Dt:
|
01/08/2002
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
10038912
|
Filing Dt:
|
01/08/2002
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
POWER-ON RESET CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
10040448
|
Filing Dt:
|
01/09/2002
|
Title:
|
DIELECTRIC CAPACITOR AND ITS MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
10041965
|
Filing Dt:
|
01/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
SEMICONDUCTOR CHIP HAVING PADS WITH PLURAL JUNCTIONS FOR DIFFERENT ASSEMBLY METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
10043219
|
Filing Dt:
|
01/14/2002
|
Title:
|
SOI MOS FIELD EFFECT TRANSISTOR AND MANUFACTURING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
10043236
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
MEMORY INTERFACE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
10044776
|
Filing Dt:
|
01/10/2002
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY WITH BUILT-IN CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10044871
|
Filing Dt:
|
01/10/2002
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY WITH BUILT-IN CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10045099
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
SEMICONDUCTOR WITH PLURAL SIDE FACES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10045101
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
MICROCONTROLLER PERFORMING SAFE RECOVERY FROM STANDBY MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10052244
|
Filing Dt:
|
01/23/2002
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
METHOD OF MANUFACTURING LATERAL DOUBLE-DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10053897
|
Filing Dt:
|
01/24/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10056206
|
Filing Dt:
|
01/28/2002
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
FERROELECTRIC MEMORY DEVICE INCLUDING A CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10057909
|
Filing Dt:
|
01/29/2002
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A STEP-LIKE SECTION ON THE BACK SIDE OF THE SUBSTRATE, AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10058104
|
Filing Dt:
|
01/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
METHOD OF CONTROLLING HIGH-SPEED READING IN A TEXT-TO-SPEECH CONVERSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10058786
|
Filing Dt:
|
01/30/2002
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
REDUNDANT MEMORY CIRCUIT FOR ANALOG SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10059124
|
Filing Dt:
|
01/31/2002
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10059125
|
Filing Dt:
|
01/31/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10059151
|
Filing Dt:
|
01/31/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
LEVEL ADJUSTMENT CIRCUIT AND DATA OUTPUT CIRCUIT THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
10061285
|
Filing Dt:
|
02/04/2002
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
RESIST MASK HAVING MEASUREMENT MARKS FOR MEASURING THE ACCURACY OF OVERLAY OF A PHOTOMASK DISPOSED ON SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10061332
|
Filing Dt:
|
02/04/2002
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR WAFER HAVING RESIST MASK WITH MEASUREMENT MARKS FOR MEASURING THE ACCURACY OF OVERLAY OF A PHOTOMASK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10062426
|
Filing Dt:
|
02/05/2002
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
CHIP-SIZE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10062433
|
Filing Dt:
|
02/05/2002
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH A CHIP CONNECTED TO A WIRING SUBSTRATE USING BUMP ELECTRODES AND UNDERFILLED WITH SEALING RESIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10062453
|
Filing Dt:
|
02/05/2002
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
ESD-PROTECTING CIRCUIT AND LSI USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10062505
|
Filing Dt:
|
02/05/2002
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING ETCHING OF A PERIPHERAL AREA BEFORE CHEMICAL-MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10062532
|
Filing Dt:
|
02/05/2002
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
DRIVE CIRCUIT AND DISPLAY UNIT FOR DRIVING A DISPLAY DEVICE AND PORTABLE EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10074042
|
Filing Dt:
|
02/14/2002
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
COMMUNICATION CONTROL APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10075588
|
Filing Dt:
|
02/15/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
METHOD FOR MANUFACTURING FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
10077957
|
Filing Dt:
|
02/20/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
READ-ONLY NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10078356
|
Filing Dt:
|
02/21/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
VOLTAGE TRANSLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
10080405
|
Filing Dt:
|
02/25/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
VOLTAGE TRANSLATOR CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10084150
|
Filing Dt:
|
02/28/2002
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
CARRIER REEL, CARRIAGE METHOD USING THE CARRIER REEL, AND METHOD FOR MANUFACTURING ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
10084173
|
Filing Dt:
|
02/28/2002
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
CARRIER REEL, CARRIAGE METHOD USING THE CARRIER REEL, AND METHOD FOR MANUFACTURING ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10084511
|
Filing Dt:
|
02/28/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH SLOT ABOVE GUARD RING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10092499
|
Filing Dt:
|
03/08/2002
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING A SILICON-ON-INSULATOR (SOI) SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
10093801
|
Filing Dt:
|
03/11/2002
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
Title:
|
METHOD FOR EVALUATING MOLDING MATERIAL WITH DAMS FORMED ON A SEMICONDUCTOR SUBSTRATE TO DEFINE SLITS FOR CAPTURING FILLERS CONTAINED IN THE MOLDING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10096867
|
Filing Dt:
|
03/14/2002
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE HAVING TRENCH TYPE ELEMENT ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
10097747
|
Filing Dt:
|
03/15/2002
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
INTERFACE CIRCUIT AND METHOD OF TESTING OR DEBUGGING SEMICONDUCTOR DEVICE USING IT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10099661
|
Filing Dt:
|
03/14/2002
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
THREE-TERMINAL, LOW VOLTAGE PULSE WIDTH MODULATION CONTROLLER IC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10100180
|
Filing Dt:
|
03/19/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING DATA TRANSFER FOR DATA ARRAY CONTROL UNIT HAVING FIRST AND SECOND SELECTOR WITH DATA SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10103844
|
Filing Dt:
|
03/25/2002
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
CLOCK SWITCHING CIRCUITRY FOR AVOIDING CONFLICT OF DATA HANDLING OCCURING IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10103889
|
Filing Dt:
|
03/25/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DECICE BY USING SEALING APPARTUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10106035
|
Filing Dt:
|
03/27/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
FLOATING GATE TYPE NONVOLATILE SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10106286
|
Filing Dt:
|
03/27/2002
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
WORD-LINE DRIVING CIRCUIT WITH REDUCED CURRENT LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10106351
|
Filing Dt:
|
03/27/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10107065
|
Filing Dt:
|
03/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
INTERFACE CIRCUIT WHICH MEETS UNIVERSAL SERIAL BUS STANDARD AND PERFORMS HOST AND DEVICE FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10108357
|
Filing Dt:
|
03/29/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10109694
|
Filing Dt:
|
04/01/2002
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
CELL BASED INTEGRATED CIRCUIT AND UNIT CELL ARCHITECTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10109727
|
Filing Dt:
|
04/01/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10112759
|
Filing Dt:
|
04/02/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
POWER SAVING INTEGRATED CIRCUIT AND METHOD OF CONTROLLING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10119320
|
Filing Dt:
|
04/10/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
ALIGNMENT MARK STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10121661
|
Filing Dt:
|
04/15/2002
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
COMPETITION ARBITRATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10124595
|
Filing Dt:
|
04/18/2002
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10125403
|
Filing Dt:
|
04/19/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
CONTROLLING METHOD FOR MANUFACTURING PROCESS
|
|