Total properties:
139
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
07710146
|
Filing Dt:
|
06/04/1991
|
|
Title:
|
METHOD AND APPARATUS FOR MEMORY ACCESS IN A MATRIX PROCESSOR COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08128081
|
Filing Dt:
|
09/29/1993
|
|
Title:
|
SYSTEM AND METHOD FOR PIGGYBACKING OF READ RESPONSES ON A SHARED MEMORY MULTIPROCESSOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08165118
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08165388
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
RECURSIVE ADDRESS CENTRIFUGE FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08165814
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08166451
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
METHOD FOR THE DYNAMIC ALLOCATION OF PAGE SIZES IN VIRTUAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08168166
|
Filing Dt:
|
12/17/1993
|
|
Title:
|
DISK DRIVE BRACKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08205990
|
Filing Dt:
|
03/04/1994
|
|
Title:
|
ARRANGEMENT FOR MODIFYING ELECTRICAL PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08333133
|
Filing Dt:
|
11/01/1994
|
|
Title:
|
STREAM BUFFERS FOR HIGH-PERFORMANCE COMPUTER MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
08340238
|
Filing Dt:
|
11/16/1994
|
|
Title:
|
APPARATUS AND METHOD FOR TESTING USING CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08348056
|
Filing Dt:
|
12/01/1994
|
|
Title:
|
ASSOCIATIVE SCALAR DATA CACHE WITH WRITE-THROUGH CAPABILITIES FOR A VECTOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08406571
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
BOUNDARY SCAN TESTING USING CLOCKED SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08421566
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08422072
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
SYSTEM FOR RANDOMLY MODIFYING VIRTUAL CHANNEL ALLOCATION AND ACCEPTING THE RANDOM MODIFICATION BASED ON THE COST FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08435451
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
HIERARCHICAL FAT HYPERCUBE ARCHITECTURE FOR PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08435452
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
PROGRAMMABLE, DISTRIBUTED NETWORK ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08435453
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
A SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08435455
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DISTRIBUTED GLOBAL CLOCK SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08435460
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DIRECTORY-BASED COHERENCE PROTOCOL ALLOWING EFFICIENT DROPPING OF CLEAN-EXCLUSIVE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08435462
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR MULTIPROCESSOR PARTITIONING TO SUPPORT HIGH AVAILABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08435463
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
CACHE COHERENCY USING FLEXIBLE DIRECTORY BIT VECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08450251
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR MULTIPROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08520408
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
HEATSINK AND METHOD OF FORMING A HEATSINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08539524
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
SYSTEM AND MERTHOD FOR UNCACHED STORE BUFFERING IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08544537
|
Filing Dt:
|
10/18/1995
|
|
Title:
|
ACKNOWLEDGE TRIGGERED FORWARDING OF EXTERNAL BLOCK DATA RESPONSES IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08550992
|
Filing Dt:
|
10/31/1995
|
|
Title:
|
VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON- FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08551070
|
Filing Dt:
|
10/19/1995
|
|
Title:
|
NIGH PERFORMANCE SINUSOIDAL HEAT SINK FOR HEAT REMOVAL FROM ELECTRONIC EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08552801
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
HIGH PERFORMANCE SPIRAL HEAT SINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08564404
|
Filing Dt:
|
11/29/1995
|
|
Title:
|
READILY REMOVABLE HEAT SINK ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08567082
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
SCAN CHAIN FOR SHITING THE STATE OF A PROCESSOR INTO MEMORY AT A SPECIFIED POINT DURING SYSTEM OPERATION FOR TESTING PURPOSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08589532
|
Filing Dt:
|
01/22/1996
|
|
Title:
|
PROCESSOR-INCLUSIVE MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08592736
|
Filing Dt:
|
01/26/1996
|
|
Title:
|
SYSTEM AND METHOD TO REDUCE PHASE OFFSET AND PHASE JITTER IN PHASE-LOCKED AND DELAY-LOCKED LOOPS USING SELF-BIASED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08592890
|
Filing Dt:
|
01/29/1996
|
|
Title:
|
SINGLE CONNECTOR ATTACHMENT DRIVE SLED ASSEMBLY HAVING LIGHT PIPE COUPLED TO A RAIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08595528
|
Filing Dt:
|
02/01/1996
|
|
Title:
|
TRANSPARENT RELOCATION OF REAL MEMORY ADDRESSES IN THE MAIN MEMORY OF A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08604839
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
DAUGHTER CARD ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
08604841
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
AIR OR LIQUID COOLED COMPUTER MODULE COLD PLATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08605355
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
COOLING APPROACH FOR HIGH POWER INTEGRATED CIRCUITS MOUNTED ON PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08606291
|
Filing Dt:
|
02/23/1996
|
|
Title:
|
BGA LAND PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08609068
|
Filing Dt:
|
02/29/1996
|
|
Title:
|
SYSTEM AND METHOD TO REDUCE JITTER IN DIGITAL DELAY-LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08611785
|
Filing Dt:
|
03/06/1996
|
|
Title:
|
PROCEDURE AND SYSTEM FOR PLACEMENT OPTIMIZATION OF CELLS WITHIN CIRCUIT BLOCKS BY OPTIMIZING PLACEMENT OF INPUT/OUTPUT PORTS WITHIN AN INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08614859
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
MASSIVELY PARALLEL PROCESSING SYSTEM USING TWO DATA PATHS: ONE CONNECTING ROUTER CIRCUIT TO THE INTERCONNECT NETWORK AND THE OTHER CONNECTING ROUTER CIRCUIT TO I/O CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
08614860
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
SYSTEM AND METHOD FOR FAULT-TOLERANT TRANSMISSION OF DATA WITHIN A DUAL RING NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08615671
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
USING EXTERNAL REGISTERS TO EXTEND MEMORY REFERENCE CAPABILITIES OF A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08615694
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
MESSAGING IN DISTRIBUTED MEMORY MULTIPROCESSING SYSTEM HAVING SHELL CIRCUITRY FOR ATOMIC CONTROL OF MESSAGE STORAGE QUEUE'S TAIL POINTER STRUCTURE IN LOCAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08638186
|
Filing Dt:
|
04/26/1996
|
|
Title:
|
MULTI-CONFIGURABLE PUSH-PULL/OPEN-DRAIN DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
08717580
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
PACKET SWITCHED ROUTER ARCHITECTURE FOR PROVIDING MULTIPLE SIMULTANEOUS COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08807551
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
SYSTEM AND METHOD FOR SCHEDULING AN EVENT SUBJECT TO THE AVAILABILITY OF REQUESTED PARTICIPANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
08866247
|
Filing Dt:
|
06/05/1997
|
|
Title:
|
NETWORK REQUEST DISTRIBUTION BASED ON STATIC RULES AND DYNAMIC PERFORMANCE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08911192
|
Filing Dt:
|
08/14/1997
|
|
Title:
|
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR PROFILING THREAD VIRTUAL MEMORY ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08921257
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
SYSTEM METHOD AND COMPUTER PROGRAM PRODUCT FOR ORGANIZING PAGE CACHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
08921545
|
Filing Dt:
|
09/02/1997
|
|
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR PAGE REPLICATION IN A NON-UNIFORM MEMORY ACCESS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
08933829
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR ALLOCATING PHYSICAL MEMORY IN A DISTRIBUTED SHARED MEMORY NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08933998
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
REVERSE MAPPING PAGE FRAME DATA STRUCTURES TO PAGE TABLE ENTRIES.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
08933999
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR INTER-CELL PAGE SHARING IN A DISTRIBUTED SHARED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08935819
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR VIRTUAL MEMORY SUPPORT FOR MANAGING TRANSLATION LOOK ASIDE BUFFERS WITH MULTIPLE PAGE SIZE SUPPORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
08935820
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR DYNAMICALLY ALLOCATING LARGE MEMORY PAGES OF DIFFERENT SIZES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08938672
|
Filing Dt:
|
09/26/1997
|
|
Title:
|
SYSTEM METHOD AND COMPUTER PROGRAM PRODUCT FOR DYNAMICALLY SIZING HASH TABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
08971184
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
MULTIPROCESSOR COMPUTER SYSTEM AND METHOD FOR MAINTAINING CACHE COHERENCE UTILIZING A MULTI-DEMENSIONAL CACHE COHERENCE DIRECTORY STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08971587
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
ROUTER TABLE LOOKUP MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08971591
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
VIRTUAL CHANNEL ASSIGNMENT IN LARGE TORUS SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08988524
|
Filing Dt:
|
12/10/1997
|
|
Title:
|
DISTRIBUTED VECTOR ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09128392
|
Filing Dt:
|
08/03/1998
|
|
Title:
|
CROSSBAR SWITCH WITH COMMUNICATION RING BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09270613
|
Filing Dt:
|
03/17/1999
|
|
Title:
|
METHOD AND DEVICE FOR CONTROLLING ACCESS TO MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
09315806
|
Filing Dt:
|
05/21/1999
|
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING ACCESS TO A BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09346638
|
Filing Dt:
|
07/01/1999
|
|
Title:
|
MEMORY SYSTEM INCLUDING GUIDES THAT RECEIVE MEMORY MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09356106
|
Filing Dt:
|
07/16/1999
|
|
Title:
|
METHOD AND APPARATUS FOR BROADCASTING INVALIDATION MESSAGES IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09399437
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
INPUT/OUTPUT DEVICE MANAGED TIMER PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09409605
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
SYSTEM AND METHOD FOR DISTRIBUTING OUTPUT QUEUE SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09409606
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
SYSTEM AND METHOD FOR MEMORY PAGE MIGRATION IN A MULTI-PROCESSOR COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09409607
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
SYSTEM AND METHOD FOR MINIMIZING ERROR CORRECTION CODE BITS IN VARIABLE SIZED DATA FORMATS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09409639
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR DECOUPLING PROCESSOR SPEED FROM MEMORY SUBSYSTEM SPEED IN A NODE CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09409764
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR PROCESSING ERRORS IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09409765
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR ANALYZING BUFFER ALLOCATION TO A DEVICE ON A PERIPHERAL COMPONENT INTERCONNECT BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09409766
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
METHOD AND SYSTEM FOR HANDLING INTERRUPTS IN A NODE CONTROLLER WITHOUT ATTACHED PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09409768
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
DATA SYNCHRONIZER FOR A MULTIPLE RATE CLOCK SOURCE AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09409805
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
UPSTREAM SITUATED APPARATUS AND METHOD FOR PROVIDING HIGH BANDWIDTH DATA FLOW CONTROL TO AN INPUT/OUTPUT UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09410137
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
CONFIGURABLE SYNCHRONIZER FOR DOUBLE DATA RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09418597
|
Filing Dt:
|
10/15/1999
|
|
Title:
|
SYSTEM AND METHOD TO PROVIDE POWER TO A SEA OF GATES STANDARD CELL BLOCK FROM AN OVERHEAD BUMP GRID
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09427203
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
EXCHANGING MESSAGES BETWEEN COMPUTER SYSTEMS COMMUNICATIVELY COUPLED IN A COMPUTER SYSTEM NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
09459995
|
Filing Dt:
|
12/14/1999
|
|
Title:
|
SYNCHRONIZATION OF HARDWARE SIMULATION PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09608935
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
ELECTRICAL CONNECTOR WITH LATCHING BACKPLATE ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09615312
|
Filing Dt:
|
07/13/2000
|
|
Title:
|
SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING SCALABLE MULTI-READER/SINGLE-WRITER LOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09660732
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
METHOD AND SYSTEM FOR CALCULATING INTERCONNECT MOMENTS AND DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09713842
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
METHOD AND SYSTEM FOR ESTIMATING INTERCONNECT DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09714047
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
METHOD AND SYSTEM FOR DETERMINING REPEATER ALLOCATION REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09730871
|
Filing Dt:
|
12/05/2000
|
|
Title:
|
SYSTEM AND METHOD FOR MAINTAINING AND RECOVERING DATA CONSISTENCY ACROSS MULTIPLE PAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
09811158
|
Filing Dt:
|
03/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
|
Title:
|
MAINTAINING PROCESS GROUP MEMBERSHIP FOR NODE CLUSTERS IN HIGH AVAILABILITY COMPUTING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09909693
|
Filing Dt:
|
07/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
|
Title:
|
MEMORY DEVICE STORING DATA AND DIRECTORY INFORMATION THEREON, AND METHOD FOR PROVIDING THE DIRECTORY INFORMATION AND THE DATA IN THE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
09909704
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
QUEUE CIRCUIT AND METHOD FOR MEMORY ARBITRATION EMPLOYING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09909705
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
SYSTEM AND METHOD FOR MEMORY ARBITRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09910274
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND SYSTEM FOR USING HIGH COUNT INVALIDATE ACKNOWLEDGEMENTS IN DISTRIBUTED SHARED MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09910363
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND SYSTEM FOR STORING DATA AT INPUT/OUTPUT (I/O) INTERFACES FOR A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09910395
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND SYSTEM FOR CONTROLLING DATA ACCESS BETWEEN AT LEAST TWO MEMORY ARRANGEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
09910531
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND SYSTEM FOR MAINTAINING DATA AT INPUT/OUTPUT (I/O) INTERFACES FOR A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
09910572
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
SYSTEM AND METHOD FOR TRANSFERRING OWNERSHIP OF DATA IN A DISTRIBUTED SHARED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09910584
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND SYSTEM FOR COVERING MULTIPLE RESOURCES WITH A SINGLE CREDIT IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
09910589
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
SYSTEM AND METHOD FOR HANDLING UPDATES TO MEMORY IN A DISTRIBUTED SHARED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09910629
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND APPARATUS FOR MANAGING NODE CONTROLLERS USING PARTITIONS IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
09910630
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND SYSTEM FOR EFFICIENT USE OF A MULTI-DIMENSIONAL SHARING VECTOR IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09910631
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHOD AND SYSTEM FOR MANAGING DATA AT AN INPUT/OUTPUT INTERFACE FOR A MULTIPROCESSOR SYSTEM
|
|
