|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10920656
|
Filing Dt:
|
08/18/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
METAL-OXIDE-SEMICONDUCTOR DEVICE HAVING AN ENHANCED SHIELDING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
10920975
|
Filing Dt:
|
08/18/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR REDUCING PIN COUNT IN AN INTEGRATED CIRCUIT WHEN INTERFACING TO A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
10920984
|
Filing Dt:
|
08/18/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FRAME ORDERING IN WIDE PORT SAS CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10920987
|
Filing Dt:
|
08/18/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR INITIATOR MODE CONNECTION MANAGEMENT IN SAS CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
10921018
|
Filing Dt:
|
08/18/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR TAG INFORMATION VALIDATION IN WIDE PORT SAS CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10921538
|
Filing Dt:
|
08/18/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
FAILURE ANALYSIS VEHICLE FOR YIELD ENHANCEMENT WITH SELF TEST AT SPEED BURNIN CAPABILITY FOR RELIABILITY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
10921643
|
Filing Dt:
|
08/19/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
VOICE CHANNEL BUSSING IN SOUND PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10921723
|
Filing Dt:
|
08/19/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
CONTROLLER APPARATUS AND METHOD FOR IMPROVED DATA TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10923326
|
Filing Dt:
|
08/20/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
CIRCUIT AND METHOD TO PROVIDE CONFIGURATION OF SERIAL ATA QUEUE DEPTH VERSUS NUMBER OF DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10923403
|
Filing Dt:
|
08/20/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
SEQUENTIAL/COMBINATIONAL LOGIC TRANSISTOR SEGREGATION FOR STANDBY POWER AND PERFORMANCE OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10924531
|
Filing Dt:
|
08/23/2004
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
Title:
|
METHOD OF FINDING CRITICAL NETS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10925497
|
Filing Dt:
|
08/24/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
WAFER EDGE STRUCTURE MEASUREMENT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10925613
|
Filing Dt:
|
08/25/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
PROGRAMMABLE RESET SIGNAL THAT IS INDEPENDENT OF SUPPLY VOLTAGE RAMP RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10926631
|
Filing Dt:
|
08/26/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH SUBSTANTIALLY PERPENDICULAR WIRE BONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10927802
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
PATTERN COMPONENT ANALYSIS AND MANIPULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10927919
|
Filing Dt:
|
08/26/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
OPTIMIZING DYNAMIC POWER CHARACTERISTICS OF AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10927985
|
Filing Dt:
|
08/26/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING A CO-AXIAL WIRE IN A SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10928292
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
PARAMETRIC OUTLIER DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10928493
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR CANCELING REPEATABLE RUN-OUT ERRORS IN POSITIONING ON RECORDING MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10928799
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
PROCESS AND APPARATUS TO ASSIGN COORDINATES TO NODES OF LOGICAL TREES WITHOUT INCREASE OF WIRE LENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10929011
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
REAL TIME CLOCK ARCHITECTURE AND/OR METHOD FOR A SYSTEM ON A CHIP (SOC) APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10929218
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SPECIAL TIE-HIGH/LOW CELLS FOR SINGLE METAL LAYER ROUTE CHANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
10929706
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
Method for optimizing wafer edge patterning
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10929843
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
THREE-TERMINAL, TUNABLE ACTIVE INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10930544
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
PREDICTIVE APPLICATIONS FOR DEVICES WITH THIN DIELECTRIC REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
10930590
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD FOR HEAT DISSIPATION ON SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
10930624
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING SOUND DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10930930
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
CREATION OF SYNCHRONIZATION MARKS IN MULTILEVEL OPTICAL DATA STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10931151
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SOUND PROCESSOR ARCHITECTURE USING SINGLE PORT MEMORY UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10931605
|
Filing Dt:
|
08/31/2004
|
Title:
|
FABRICATION OF TRENCHES WITH MULTIPLE DEPTHS ON THE SAME SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
10931668
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SKIP MASK TABLE AUTOMATED CONTEXT GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10931709
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
BUILT-IN SELF TEST FOR MEMORY ARRAYS USING ERROR CORRECTION CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
10931902
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
ADVISORY ALERT OF LOW SIGNAL STRENGTH FOR CELL PHONE USER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10933708
|
Filing Dt:
|
09/03/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
TRANSMIT ADAPTIVE EQUALIZATION FOR COMMUNICATION SYSTEM WITH ONE OR MORE SERIAL DATA CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10934970
|
Filing Dt:
|
09/03/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
CIRCUIT FOR VERIFYING THE WRITE SPEED OF SRAM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10935061
|
Filing Dt:
|
09/07/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR GENERATING A MULTI-CHANNEL OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10936016
|
Filing Dt:
|
09/07/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROVIDING SCALABILITY IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
10936017
|
Filing Dt:
|
09/08/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
DEMODULATION OF TRACKING ERROR SIGNAL TO OBTAIN LENS POSITION FOR LENS MOTION CONTROL IN AN OPTICAL DISC SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10936202
|
Filing Dt:
|
09/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
COMPACT CUSTOM LAYOUT FOR RRAM COLUMN CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
10936464
|
Filing Dt:
|
09/08/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
CUE-BASED AUDIO CODING/DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10937049
|
Filing Dt:
|
09/09/2004
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
ACCURATE PIN-BASED MEMORY POWER MODEL USING ARC-BASED CHARACTERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10939082
|
Filing Dt:
|
09/10/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
INTEGRATED HEATSPREADER FOR USE IN WIRE BONDED BALL GRID ARRAY SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
10939786
|
Filing Dt:
|
09/13/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
TUNNELING INFORMATION IN COMPRESSED AUDIO AND/OR VIDEO BIT STREAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10940182
|
Filing Dt:
|
09/14/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
DIGITAL COMMUNICATION SYSTEM FOR SIMULTANEOUSLY CONVEYING FULL RATE SPEECH DATA AND DEDICATED USER DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10940320
|
Filing Dt:
|
09/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
LINEAR INTEGRATED CIRCUIT TEMPERATURE SENSOR APPARATUS WITH ADJUSTABLE GAIN AND OFFSET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10941665
|
Filing Dt:
|
09/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
GUARD RING FOR IMPROVED MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10942444
|
Filing Dt:
|
09/16/2004
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
APPARATUS AND METHOD TO IMPROVE THE RESOLUTION OF PHOTOLITHOGRAPHY SYSTEMS BY IMPROVING THE TEMPERATURE STABILITY OF THE RETICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
10943516
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
ASYMMETRIC HRTF/ITD STORAGE FOR 3D SOUND POSITIONING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10944373
|
Filing Dt:
|
09/16/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
TECHNIQUES FOR FORMING PASSIVE DEVICES DURING SEMICONDUCTOR BACK-END PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
10944716
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
REMOTE MANAGEMENT AND ANALYSIS TECHNIQUES IN CELLULAR AND SATELLITE RADIO NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
10944996
|
Filing Dt:
|
09/20/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
WAFER EDGE EXPOSE ALIGNMENT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
10945663
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR INTERFACE ADAPTER INTEGRATED VIRUS PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10945777
|
Filing Dt:
|
09/20/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
INTEGRATED BARRIER AND SEED LAYER FOR COPPER INTERCONNECT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10946274
|
Filing Dt:
|
09/20/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
RECONFIGURING A RAM TO A ROM USING UPPER LAYERS OF METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10946422
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD FOR CALCULATING FREQUENCY-DEPENDENT IMPEDANCE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
10946430
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
VOICE CHANNEL CHAINING IN SOUND PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
10946866
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
OPTICAL DISC TILT DETECTION AND TILT SERVO CONTROL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
10946922
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANIPULATING DIRECT MEMORY ACCESS TRANSFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10947069
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
TEST STRUCTURE AND METHOD FOR YIELD IMPROVEMENT OF DOUBLE POLY BIPOLAR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10948897
|
Filing Dt:
|
09/24/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
III-V POWER FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
10949443
|
Filing Dt:
|
09/24/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
Method and apparatus for access point selection using channel correlation in a wireless communication system
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10949760
|
Filing Dt:
|
09/24/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
SURFACE COORDINATE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
10950703
|
Filing Dt:
|
09/27/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
METHOD FOR VIDEO CODING ARTIFACTS CONCEALMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10950839
|
Filing Dt:
|
09/27/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
DYNAMIC EDGE BEAD REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10952194
|
Filing Dt:
|
09/28/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR USE OF HIDDEN DECOUPLING CAPACITORS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
10952400
|
Filing Dt:
|
09/28/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
MIMO RECEIVERS HAVING ONE OR MORE ADDITIONAL RECEIVE PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10953291
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
METHOD AND STRUCTURES FOR TESTING A SEMICONDUCTOR WAFER PRIOR TO PERFORMING A FLIP CHIP BUMPING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10953292
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
TEST SEMICONDUCTOR DEVICE AND METHOD FOR DETERMINING JOULE HEATING EFFECTS IN SUCH A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
10953322
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
MULTI WAVELENGTH MASK FOR MULTI LAYER PRINTING ON A PROCESS SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10953475
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
INDUCTOR FORMED IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10953477
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
METHOD AND SYSTEM OF USING OFFSET GAGE FOR CMP POLISHING PAD ALIGNMENT AND ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10953478
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
STRUCTURE AND METHOD FOR ADJUSTING INTEGRATED CIRCUIT RESISTOR VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10953480
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10953585
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
SEMICONDUCTOR TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10953632
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
TRENCH ISOLATION STRUCTURE AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10953750
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
THICK OXIDE REGION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10953894
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
MULTIPLE DOPING LEVEL BIPOLAR JUNCTIONS TRANSISTORS AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10953897
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
BASE CURRENT COMPENSATION CIRCUIT FOR A BIPOLAR JUNCTION TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
10953898
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR BREAKDOWN PROTECTION OF A SOURCE FOLLOWER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10954599
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
WRITE HEAD DEMAGNETIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10954708
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR SEPARATING NATIVE, FUNCTIONAL AND TEST CONFIGURATIONS OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10954906
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
BUILT-IN SELF TEST CIRCUITRY FOR PROCESS MONITOR CIRCUIT FOR RAPIDCHIP AND ASIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10954907
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
TECHNIQUE FOR MEASUREMENT OF PROGRAMMABLE TERMINATION RESISTOR NETWORKS ON RAPIDCHIP AND ASIC DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10954939
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
Technique for high-speed TDF testing on low cost testers using on-chip or off-chip circuitry for RapidChip and ASIC devices
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10954940
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
CONSTRUCTION TO IMPROVE THERMAL PERFORMANCE AND REDUCE DIE BACKSIDE WARPAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10955168
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
METHOD OF PREDICTING QUIESCENT CURRENT VARIATION OF AN INTEGRATED CIRCUIT DIE FROM A PROCESS MONITOR DERATING FACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10955238
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVED HEAT CONDUCTION FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10955543
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
LOW COST EMERGENCY DISK DRIVE HEAD RETRACT ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10955663
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
MAXIMUM SWING THIN OXIDE LEVELSHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10955713
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
VELOCITY CONTROLLED DISK DRIVE HEAD RETRACTION AFTER POWER LOSS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10955714
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
VELOCITY CONTROLLED DISK DRIVE HEAD RETRACTION WITH REDUCED AUDIBLE NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10955715
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
VELOCITY CONTROLLED DISK DRIVE HEAD RETRACTION WITH OFFSET REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10955774
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
INCREASED DIGITAL SPINDLE MOTOR CONTROL RESOLUTION THROUGH DITHER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10955775
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
INTEGRATED BIAS AND OFFSET RECOVERY AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
10955912
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR FORMING SOLDER JOINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10955913
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
REINFORCED BOND PAD FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
10955943
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
FRAME AGGREGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
10955947
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
FRAME AGGREGATION FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10955981
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DIGITAL SPINDLE CONTROL ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
10955997
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
TRANSMIT ADAPTIVE EQUALIZATION USING ORDERED SETS
|
|