skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:032856/0031   Pages: 443
Recorded: 05/08/2014
Attorney Dkt #:040981-0072
Conveyance: PATENT SECURITY AGREEMENT
Total properties: 11127
Page 71 of 112
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
1
Patent #:
7123064
Issue Dt:
10/17/2006
Application #:
10956848
Filing Dt:
10/01/2004
Publication #:
US20060071698
Pub Dt:
04/06/2006
Title:
DIGITAL PHASE SHIFT CIRCUITS
2
Patent #:
7283995
Issue Dt:
10/16/2007
Application #:
10956860
Filing Dt:
09/30/2004
Publication #:
US20060074878
Pub Dt:
04/06/2006
Title:
NQL - NETLIST QUERY LANGUAGE
3
Patent #:
7231623
Issue Dt:
06/12/2007
Application #:
10956862
Filing Dt:
09/30/2004
Publication #:
US20060074938
Pub Dt:
04/06/2006
Title:
NETLIST DATABASE
4
Patent #:
7702363
Issue Dt:
04/20/2010
Application #:
10959186
Filing Dt:
10/07/2004
Publication #:
US20050054379
Pub Dt:
03/10/2005
Title:
CORDLESS TELEPHONE WITH MP3 PLAYER CAPABILITY
5
Patent #:
7176082
Issue Dt:
02/13/2007
Application #:
10959868
Filing Dt:
10/06/2004
Publication #:
US20050042818
Pub Dt:
02/24/2005
Title:
ANALOG CAPACITOR IN DUAL DAMASCENE PROCESS
6
Patent #:
8054857
Issue Dt:
11/08/2011
Application #:
10960170
Filing Dt:
10/07/2004
Publication #:
US20060078002
Pub Dt:
04/13/2006
Title:
TASK QUEUING METHODS AND SYSTEMS FOR TRANSMITTING FRAME INFORMATION OVER AN I/O INTERFACE
7
Patent #:
7257762
Issue Dt:
08/14/2007
Application #:
10960492
Filing Dt:
10/07/2004
Publication #:
US20060080589
Pub Dt:
04/13/2006
Title:
MEMORY INTERFACE WITH WRITE BUFFER AND ENCODER
8
Patent #:
7122892
Issue Dt:
10/17/2006
Application #:
10960680
Filing Dt:
10/07/2004
Publication #:
US20060076676
Pub Dt:
04/13/2006
Title:
MULTI-CHIP INTEGRATED CIRCUIT MODULE FOR HIGH-FREQUENCY OPERATION
9
Patent #:
7656959
Issue Dt:
02/02/2010
Application #:
10962188
Filing Dt:
10/08/2004
Publication #:
US20050105658
Pub Dt:
05/19/2005
Title:
PIPELINED DECISION-FEEDBACK UNIT IN A REDUCED-STATE VITERBI DETECTOR WITH LOCAL FEEDBACK
10
Patent #:
7183791
Issue Dt:
02/27/2007
Application #:
10962262
Filing Dt:
10/11/2004
Publication #:
US20060076972
Pub Dt:
04/13/2006
Title:
RELIABILITY CIRCUIT FOR APPLYING AN AC STRESS SIGNAL OR DC MEASUREMENT TO A TRANSISTOR DEVICE
11
Patent #:
7179148
Issue Dt:
02/20/2007
Application #:
10963156
Filing Dt:
10/12/2004
Publication #:
US20050046326
Pub Dt:
03/03/2005
Title:
CATHODE WITH IMPROVED WORK FUNCTION AND METHOD FOR MAKING THE SAME
12
Patent #:
7706487
Issue Dt:
04/27/2010
Application #:
10964056
Filing Dt:
10/12/2004
Publication #:
US20050078758
Pub Dt:
04/14/2005
Title:
METHOD FOR TRAINING A TRANSCEIVER FOR HIGH SPEED COMMUNICATIONS
13
Patent #:
7421050
Issue Dt:
09/02/2008
Application #:
10965138
Filing Dt:
10/14/2004
Publication #:
US20060083339
Pub Dt:
04/20/2006
Title:
PARALLEL SAMPLED MULTI-STAGE DECIMATED DIGITAL LOOP FILTER FOR CLOCK/DATA RECOVERY
14
Patent #:
7179736
Issue Dt:
02/20/2007
Application #:
10966074
Filing Dt:
10/14/2004
Publication #:
US20060084267
Pub Dt:
04/20/2006
Title:
METHOD FOR FABRICATING PLANAR SEMICONDUCTOR WAFERS
15
Patent #:
7015056
Issue Dt:
03/21/2006
Application #:
10967900
Filing Dt:
10/18/2004
Publication #:
US20050054128
Pub Dt:
03/10/2005
Title:
ELECTRO-MECHANICAL DEVICE HAVING A CHARGE DISSIPATION LAYER AND A METHOD OF MANUFACTURE THEREFOR
16
Patent #:
7334172
Issue Dt:
02/19/2008
Application #:
10969086
Filing Dt:
10/20/2004
Publication #:
US20060085708
Pub Dt:
04/20/2006
Title:
TRANSITION FAULT DETECTION REGISTER WITH EXTENDED SHIFT MODE
17
Patent #:
7613856
Issue Dt:
11/03/2009
Application #:
10970211
Filing Dt:
10/21/2004
Publication #:
US20060088049
Pub Dt:
04/27/2006
Title:
ARBITRATING ACCESS FOR A PLURALITY OF DATA CHANNEL INPUTS WITH DIFFERENT CHARACTERISTICS
18
Patent #:
7936829
Issue Dt:
05/03/2011
Application #:
10971216
Filing Dt:
10/22/2004
Publication #:
US20060088110
Pub Dt:
04/27/2006
Title:
DRIVING MULTIPLE CONSECUTIVE BITS IN A SERIAL DATA STREAM AT MULTIPLE VOLTAGE LEVELS
19
Patent #:
7979833
Issue Dt:
07/12/2011
Application #:
10971911
Filing Dt:
10/23/2004
Publication #:
US20060101309
Pub Dt:
05/11/2006
Title:
DEBUGGING SIMULATION OF A CIRCUIT CORE USING PATTERN RECORDER, PLAYER & CHECKER
20
Patent #:
7259083
Issue Dt:
08/21/2007
Application #:
10971961
Filing Dt:
10/22/2004
Publication #:
US20060088990
Pub Dt:
04/27/2006
Title:
LOCAL INTERCONNECT MANUFACTURING PROCESS
21
Patent #:
7138792
Issue Dt:
11/21/2006
Application #:
10972892
Filing Dt:
10/25/2004
Publication #:
US20060087309
Pub Dt:
04/27/2006
Title:
PROGRAMMABLE POWER PERSONALITY CARD
22
Patent #:
7067223
Issue Dt:
06/27/2006
Application #:
10972898
Filing Dt:
10/25/2004
Publication #:
US20050112478
Pub Dt:
05/26/2005
Title:
ADJUSTABLE TRANSMISSION PHASE SHIFT MASK
23
Patent #:
8355457
Issue Dt:
01/15/2013
Application #:
10973585
Filing Dt:
10/26/2004
Publication #:
US20060088117
Pub Dt:
04/27/2006
Title:
CORRECTION-CALCULATION ALGORITHM FOR ESTIMATION OF THE SIGNAL TO NOISE RATIO IN HIGH BIT RATE DMT MODULATION
24
Patent #:
7204920
Issue Dt:
04/17/2007
Application #:
10973851
Filing Dt:
10/25/2004
Publication #:
US20060086608
Pub Dt:
04/27/2006
Title:
CONTACT RING DESIGN FOR REDUCING BUBBLE AND ELECTROLYTE EFFECTS DURING ELECTROCHEMICAL PLATING IN MANUFACTURING
25
Patent #:
7860168
Issue Dt:
12/28/2010
Application #:
10974103
Filing Dt:
10/27/2004
Publication #:
US20060088106
Pub Dt:
04/27/2006
Title:
METHOD AND APPARATUS FOR IMPROVED INCREASED BIT-DEPTH DISPLAY FROM A TRANSFORM DECODER BY RETAINING ADDITIONAL INVERSE TRANSFORM BITS
26
Patent #:
7444560
Issue Dt:
10/28/2008
Application #:
10975315
Filing Dt:
10/28/2004
Publication #:
US20060095816
Pub Dt:
05/04/2006
Title:
TEST CLOCKING SCHEME
27
Patent #:
7181712
Issue Dt:
02/20/2007
Application #:
10975981
Filing Dt:
10/27/2004
Publication #:
US20060090145
Pub Dt:
04/27/2006
Title:
METHOD OF OPTIMIZING CRITICAL PATH DELAY IN AN INTEGRATED CIRCUIT DESIGN
28
Patent #:
7216323
Issue Dt:
05/08/2007
Application #:
10976518
Filing Dt:
10/29/2004
Publication #:
US20060095880
Pub Dt:
05/04/2006
Title:
PROCESS FOR DESIGNING BASE PLATFORMS FOR IC DESIGN TO PERMIT RESOURCE RECOVERY AND FLEXIBLE MACRO PLACEMENT, BASE PLATFORM FOR ICS, AND PROCESS OF CREATING ICS
29
Patent #:
7302654
Issue Dt:
11/27/2007
Application #:
10977386
Filing Dt:
10/29/2004
Publication #:
US20060095883
Pub Dt:
05/04/2006
Title:
METHOD OF AUTOMATING PLACE AND ROUTE CORRECTIONS FOR AN INTEGRATED CIRCUIT DESIGN FROM PHYSICAL DESIGN VALIDATION
30
Patent #:
7279744
Issue Dt:
10/09/2007
Application #:
10977732
Filing Dt:
10/29/2004
Publication #:
US20050156234
Pub Dt:
07/21/2005
Title:
CONTROL OF HOT CARRIER INJECTION IN A METAL-OXIDE SEMICONDUCTOR DEVICE
31
Patent #:
7495873
Issue Dt:
02/24/2009
Application #:
10977881
Filing Dt:
10/29/2004
Publication #:
US20060092589
Pub Dt:
05/04/2006
Title:
ELECTROSTATIC DISCHARGE PROTECTION IN A SEMICONDUCTOR DEVICE
32
Patent #:
7642188
Issue Dt:
01/05/2010
Application #:
10978716
Filing Dt:
11/01/2004
Publication #:
US20050064677
Pub Dt:
03/24/2005
Title:
MIXED SIGNAL INTEGRATED CIRCUIT WITH IMPROVED ISOLATION
33
Patent #:
7440497
Issue Dt:
10/21/2008
Application #:
10978755
Filing Dt:
11/01/2004
Publication #:
US20060093028
Pub Dt:
05/04/2006
Title:
SERIAL DATA LINK USING DECISION FEEDBACK EQUALIZATION
34
Patent #:
7352062
Issue Dt:
04/01/2008
Application #:
10979491
Filing Dt:
11/02/2004
Publication #:
US20050062143
Pub Dt:
03/24/2005
Title:
INTEGRATED CIRCUIT PACKAGE DESIGN
35
Patent #:
7996206
Issue Dt:
08/09/2011
Application #:
10980373
Filing Dt:
11/03/2004
Publication #:
US20060095630
Pub Dt:
05/04/2006
Title:
SERIAL ATTACHED SMALL COMPUTER SYSTEM INTERFACE (SAS) CONNECTION EMULATION FOR DIRECT ATTACHED SERIAL ADVANCED TECHNOLOGY ATTACHEMNT (SATA)
36
Patent #:
7074710
Issue Dt:
07/11/2006
Application #:
10980945
Filing Dt:
11/03/2004
Publication #:
US20060094246
Pub Dt:
05/04/2006
Title:
METHOD OF WAFER PATTERNING FOR REDUCING EDGE EXCLUSION ZONE
37
Patent #:
7573097
Issue Dt:
08/11/2009
Application #:
10981175
Filing Dt:
11/03/2004
Publication #:
US20060091480
Pub Dt:
05/04/2006
Title:
LATERAL DOUBLE DIFFUSED MOS TRANSISTORS
38
Patent #:
7516389
Issue Dt:
04/07/2009
Application #:
10981309
Filing Dt:
11/04/2004
Publication #:
US20060107176
Pub Dt:
05/18/2006
Title:
CONCATENATED ITERATIVE AND ALGEBRAIC CODING
39
Patent #:
7414942
Issue Dt:
08/19/2008
Application #:
10981327
Filing Dt:
11/04/2004
Publication #:
US20050078586
Pub Dt:
04/14/2005
Title:
DIGITAL AUTOMATIC GAIN CONTROL OF A MULTILEVEL OPTICAL DISC READ SIGNAL
40
Patent #:
7573880
Issue Dt:
08/11/2009
Application #:
10983485
Filing Dt:
11/08/2004
Publication #:
US20050100012
Pub Dt:
05/12/2005
Title:
SET-ASSOCIATIVE MEMORY ARCHITECTURE FOR ROUTING TABLES
41
Patent #:
7676201
Issue Dt:
03/09/2010
Application #:
10983888
Filing Dt:
11/08/2004
Publication #:
US20060099916
Pub Dt:
05/11/2006
Title:
SELECTABLE SIDEBAND TRANSMISSION
42
Patent #:
7380228
Issue Dt:
05/27/2008
Application #:
10984115
Filing Dt:
11/08/2004
Publication #:
US20060101363
Pub Dt:
05/11/2006
Title:
METHOD OF ASSOCIATING TIMING VIOLATIONS WITH CRITICAL STRUCTURES IN AN INTEGRATED CIRCUIT DESIGN
43
Patent #:
8405435
Issue Dt:
03/26/2013
Application #:
10985289
Filing Dt:
11/10/2004
Publication #:
US20060097763
Pub Dt:
05/11/2006
Title:
DELAY LOCKED LOOP HAVING INTERNAL TEST PATH
44
Patent #:
7526587
Issue Dt:
04/28/2009
Application #:
10986732
Filing Dt:
11/12/2004
Publication #:
US20050186832
Pub Dt:
08/25/2005
Title:
DUAL PORT SERIAL ADVANCED TECHNOLOGY ATTACHMENT (SATA) DISK DRIVE
45
Patent #:
6967609
Issue Dt:
11/22/2005
Application #:
10987240
Filing Dt:
11/12/2004
Title:
METHOD AND APPARATUS FOR DYNAMICALLY BIASING SWITCHING ELEMENTS IN CURRENT-STEERING DAC
46
Patent #:
7366862
Issue Dt:
04/29/2008
Application #:
10987356
Filing Dt:
11/12/2004
Publication #:
US20060107011
Pub Dt:
05/18/2006
Title:
METHOD AND APPARATUS FOR SELF-ADJUSTING INPUT DELAY IN DDR-BASED MEMORY SYSTEMS
47
Patent #:
7123081
Issue Dt:
10/17/2006
Application #:
10988071
Filing Dt:
11/13/2004
Publication #:
US20060103454
Pub Dt:
05/18/2006
Title:
TEMPERATURE COMPENSATED FET CONSTANT CURRENT SOURCE
48
Patent #:
7181359
Issue Dt:
02/20/2007
Application #:
10988081
Filing Dt:
11/12/2004
Publication #:
US20060106563
Pub Dt:
05/18/2006
Title:
METHOD AND SYSTEM OF GENERIC IMPLEMENTATION OF SHARING TEST PINS WITH I/O CELLS
49
Patent #:
7409659
Issue Dt:
08/05/2008
Application #:
10988083
Filing Dt:
11/12/2004
Publication #:
US20060107245
Pub Dt:
05/18/2006
Title:
SYSTEM AND METHOD FOR SUPPRESSING CROSSTALK GLITCH IN DIGITAL CIRCUITS
50
Patent #:
7098694
Issue Dt:
08/29/2006
Application #:
10988103
Filing Dt:
11/12/2004
Publication #:
US20060103427
Pub Dt:
05/18/2006
Title:
OVERVOLTAGE TOLERANT INPUT BUFFER
51
Patent #:
7457090
Issue Dt:
11/25/2008
Application #:
10988122
Filing Dt:
11/12/2004
Publication #:
US20060103999
Pub Dt:
05/18/2006
Title:
USE OF A KNOWN COMMON-MODE VOLTAGE FOR INPUT OVERVOLTAGE PROTECTION IN PSEUDO-DIFFERENTIAL RECEIVERS
52
Patent #:
7180360
Issue Dt:
02/20/2007
Application #:
10988156
Filing Dt:
11/12/2004
Publication #:
US20060103447
Pub Dt:
05/18/2006
Title:
METHOD AND APPARATUS FOR SUMMING DC VOLTAGES
53
Patent #:
7865880
Issue Dt:
01/04/2011
Application #:
10989698
Filing Dt:
11/16/2004
Publication #:
US20060106863
Pub Dt:
05/18/2006
Title:
SYSTEM AND/OR METHOD FOR IMPLEMENTING EFFICIENT TECHNIQUES FOR TESTING COMMON INFORMATION MODEL PROVIDERS
54
Patent #:
8194771
Issue Dt:
06/05/2012
Application #:
10990143
Filing Dt:
11/16/2004
Publication #:
US20050163236
Pub Dt:
07/28/2005
Title:
TRANSMISSION METHOD AND APPARATUS IN A MULTIPLE ANTENNA COMMUNICATION SYSTEM
55
Patent #:
7207026
Issue Dt:
04/17/2007
Application #:
10990237
Filing Dt:
11/16/2004
Publication #:
US20060104145
Pub Dt:
05/18/2006
Title:
MEMORY TILING ARCHITECTURE
56
Patent #:
7199651
Issue Dt:
04/03/2007
Application #:
10990368
Filing Dt:
11/18/2004
Publication #:
US20060103456
Pub Dt:
05/18/2006
Title:
FREQUENCY SELECTION USING CAPACITANCE MULTIPLICATION
57
Patent #:
7583762
Issue Dt:
09/01/2009
Application #:
10990910
Filing Dt:
11/17/2004
Publication #:
US20060104390
Pub Dt:
05/18/2006
Title:
REDUCED-COMPLEXITY MULTIPLE-INPUT, MULTIPLE-OUTPUT DETECTION
58
Patent #:
NONE
Issue Dt:
Application #:
10991002
Filing Dt:
11/17/2004
Publication #:
US20060105702
Pub Dt:
05/18/2006
Title:
System and method for interactive monitoring of satellite radio use
59
Patent #:
7396760
Issue Dt:
07/08/2008
Application #:
10991107
Filing Dt:
11/17/2004
Publication #:
US20060105564
Pub Dt:
05/18/2006
Title:
METHOD AND SYSTEM FOR REDUCING INTER-LAYER CAPACITANCE IN INTEGRATED CIRCUITS
60
Patent #:
7574353
Issue Dt:
08/11/2009
Application #:
10991844
Filing Dt:
11/18/2004
Publication #:
US20060106598
Pub Dt:
05/18/2006
Title:
TRANSMIT/RECEIVE DATA PATHS FOR VOICE-OVER-INTERNET (VOIP) COMMUNICATION SYSTEMS
61
Patent #:
7346742
Issue Dt:
03/18/2008
Application #:
10991903
Filing Dt:
11/18/2004
Publication #:
US20060107022
Pub Dt:
05/18/2006
Title:
METHODS AND STRUCTURE FOR BYPASSING MEMORY MANAGEMENT MAPPING AND TRANSLATION FEATURES
62
Patent #:
7193801
Issue Dt:
03/20/2007
Application #:
10992316
Filing Dt:
11/18/2004
Publication #:
US20060103962
Pub Dt:
05/18/2006
Title:
METHOD AND APPARATUS FOR TESTING A SERVO CIRCUIT OF A READ/WRITE HEAD SYSTEM
63
Patent #:
7305601
Issue Dt:
12/04/2007
Application #:
10992389
Filing Dt:
11/17/2004
Publication #:
US20060123294
Pub Dt:
06/08/2006
Title:
METHOD AND TEST APPARATUS FOR TESTING INTEGRATED CIRCUITS USING BOTH VALID AND INVALID TEST DATA
64
Patent #:
7146591
Issue Dt:
12/05/2006
Application #:
10992941
Filing Dt:
11/19/2004
Publication #:
US20060112361
Pub Dt:
05/25/2006
Title:
METHOD OF SELECTING CELLS IN LOGIC RESTRUCTURING
65
Patent #:
7257791
Issue Dt:
08/14/2007
Application #:
10992999
Filing Dt:
11/19/2004
Publication #:
US20060112363
Pub Dt:
05/25/2006
Title:
MULTIPLE BUFFER INSERTION IN GLOBAL ROUTING
66
Patent #:
7370139
Issue Dt:
05/06/2008
Application #:
10993283
Filing Dt:
11/19/2004
Publication #:
US20060112216
Pub Dt:
05/25/2006
Title:
METHODS AND STRUCTURES FOR EFFICIENT STORAGE OF TASK FILE INFORMATION IN SERIAL ATA ENVIRONMENTS
67
Patent #:
7542757
Issue Dt:
06/02/2009
Application #:
10993303
Filing Dt:
11/19/2004
Publication #:
US20050202808
Pub Dt:
09/15/2005
Title:
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR OVER-THE-AIR DOWNLOAD TO SATELLITE RADIO
68
Patent #:
7711040
Issue Dt:
05/04/2010
Application #:
10993378
Filing Dt:
11/19/2004
Publication #:
US20060109894
Pub Dt:
05/25/2006
Title:
ADAPTIVE MODEM
69
Patent #:
7499516
Issue Dt:
03/03/2009
Application #:
10993542
Filing Dt:
11/19/2004
Publication #:
US20060109929
Pub Dt:
05/25/2006
Title:
METHODS AND APPARATUS FOR INTERFACE BUFFER MANAGEMENT AND CLOCK COMPENSATION IN DATA TRANSFERS
70
Patent #:
7189498
Issue Dt:
03/13/2007
Application #:
10993603
Filing Dt:
11/19/2004
Publication #:
US20050153246
Pub Dt:
07/14/2005
Title:
PROCESS AND APPARATUS FOR GENERATING A STRONG PHASE SHIFT OPTICAL PATTERN FOR USE IN AN OPTICAL DIRECT WRITE LITHOGRAPHY PROCESS
71
Patent #:
7213223
Issue Dt:
05/01/2007
Application #:
10994114
Filing Dt:
11/19/2004
Publication #:
US20060112158
Pub Dt:
05/25/2006
Title:
METHOD OF ESTIMATING A TOTAL PATH DELAY IN AN INTEGRATED CIRCUIT DESIGN WITH STOCHASTICALLY WEIGHTED CONSERVATISM
72
Patent #:
7434180
Issue Dt:
10/07/2008
Application #:
10995777
Filing Dt:
11/23/2004
Publication #:
US20060112376
Pub Dt:
05/25/2006
Title:
VIRTUAL DATA REPRESENTATION THROUGH SELECTIVE BIDIRECTIONAL TRANSLATION
73
Patent #:
7305634
Issue Dt:
12/04/2007
Application #:
10996074
Filing Dt:
11/23/2004
Publication #:
US20060109462
Pub Dt:
05/25/2006
Title:
METHOD TO SELECTIVELY IDENTIFY AT RISK DIE BASED ON LOCATION WITHIN THE RETICLE
74
Patent #:
7830964
Issue Dt:
11/09/2010
Application #:
10997006
Filing Dt:
11/24/2004
Publication #:
US20060109912
Pub Dt:
05/25/2006
Title:
METHOD AND/OR APPARATUS FOR PARSING COMPRESSED VIDEO BITSTREAMS
75
Patent #:
7221042
Issue Dt:
05/22/2007
Application #:
10997630
Filing Dt:
11/24/2004
Publication #:
US20060108670
Pub Dt:
05/25/2006
Title:
LEADFRAME DESIGNS FOR INTEGRATED CIRCUIT PLASTIC PACKAGES
76
Patent #:
7477849
Issue Dt:
01/13/2009
Application #:
10998679
Filing Dt:
11/29/2004
Publication #:
US20060114811
Pub Dt:
06/01/2006
Title:
MULTILEVEL AMPLITUDE MODULATED SIGNALING IN FIBRE CHANNEL
77
Patent #:
7352752
Issue Dt:
04/01/2008
Application #:
10998686
Filing Dt:
11/29/2004
Publication #:
US20060117054
Pub Dt:
06/01/2006
Title:
FRAME MAPPING SCHEDULER WITH COMPRESSED MAPPING TABLE
78
Patent #:
7515913
Issue Dt:
04/07/2009
Application #:
10999162
Filing Dt:
11/29/2004
Publication #:
US20050227624
Pub Dt:
10/13/2005
Title:
METHOD AND APPARATUS FOR AUTOMATIC CHANGE OF AN OPERATING CHANNEL IN A WIRELESS COMMUNICATION SYSTEM
79
Patent #:
7315993
Issue Dt:
01/01/2008
Application #:
10999468
Filing Dt:
11/30/2004
Publication #:
US20060117281
Pub Dt:
06/01/2006
Title:
VERIFICATION OF RRAM TILING NETLIST
80
Patent #:
7283385
Issue Dt:
10/16/2007
Application #:
10999481
Filing Dt:
11/30/2004
Publication #:
US20060136775
Pub Dt:
06/22/2006
Title:
RRAM COMMUNICATION SYSTEM
81
Patent #:
7216278
Issue Dt:
05/08/2007
Application #:
10999493
Filing Dt:
11/30/2004
Publication #:
US20060156088
Pub Dt:
07/13/2006
Title:
METHOD AND BIST ARCHITECTURE FOR FAST MEMORY TESTING IN PLATFORM-BASED INTEGRATED CIRCUIT
82
Patent #:
7702119
Issue Dt:
04/20/2010
Application #:
10999673
Filing Dt:
11/30/2004
Publication #:
US20060126867
Pub Dt:
06/15/2006
Title:
MULTI-INPUT GAIN CONTROL CIRCUIT
83
Patent #:
8509258
Issue Dt:
08/13/2013
Application #:
10999703
Filing Dt:
11/30/2004
Publication #:
US20060114922
Pub Dt:
06/01/2006
Title:
METHOD AND APPARATUS FOR IMPROVED DATA CHANNEL TRANSMISSION IN A DIGITAL NETWORK
84
Patent #:
7262476
Issue Dt:
08/28/2007
Application #:
10999704
Filing Dt:
11/30/2004
Publication #:
US20060113625
Pub Dt:
06/01/2006
Title:
SEMICONDUCTOR DEVICE HAVING IMPROVED POWER DENSITY
85
Patent #:
7329922
Issue Dt:
02/12/2008
Application #:
10999705
Filing Dt:
11/30/2004
Publication #:
US20060113601
Pub Dt:
06/01/2006
Title:
DUAL-GATE METAL-OXIDE SEMICONDUCTOR DEVICE
86
Patent #:
7308633
Issue Dt:
12/11/2007
Application #:
10999720
Filing Dt:
11/30/2004
Publication #:
US20060129874
Pub Dt:
06/15/2006
Title:
MASTER CONTROLLER ARCHITECTURE
87
Patent #:
7630565
Issue Dt:
12/08/2009
Application #:
10999825
Filing Dt:
11/30/2004
Publication #:
US20060114985
Pub Dt:
06/01/2006
Title:
PARALLEL VIDEO ENCODER WITH WHOLE PICTURE DEBLOCKING AND/OR WHOLE PICTURE COMPRESSED AS A SINGLE SLICE
88
Patent #:
7190198
Issue Dt:
03/13/2007
Application #:
10999889
Filing Dt:
11/30/2004
Publication #:
US20060114045
Pub Dt:
06/01/2006
Title:
VOLTAGE CONTROLLED DELAY LOOP WITH CENTRAL INTERPOLATOR
89
Patent #:
8067966
Issue Dt:
11/29/2011
Application #:
10999900
Filing Dt:
11/30/2004
Publication #:
US20060114039
Pub Dt:
06/01/2006
Title:
VOLTAGE CONTROLLED DELAY LOOP AND METHOD WITH INJECTION POINT CONTROL
90
Patent #:
7471945
Issue Dt:
12/30/2008
Application #:
10999904
Filing Dt:
11/30/2004
Publication #:
US20060115080
Pub Dt:
06/01/2006
Title:
METHODS AND APPARATUS FOR PREVENTING A THIRD PARTY FROM OVERHEARING A TELEPHONE CONVERSATION
91
Patent #:
7200826
Issue Dt:
04/03/2007
Application #:
11000104
Filing Dt:
11/30/2004
Publication #:
US20060117284
Pub Dt:
06/01/2006
Title:
RRAM MEMORY TIMING LEARNING TOOL
92
Patent #:
7095483
Issue Dt:
08/22/2006
Application #:
11000772
Filing Dt:
12/01/2004
Publication #:
US20050078289
Pub Dt:
04/14/2005
Title:
PROCESS INDEPENDENT ALIGNMENT MARKS
93
Patent #:
7493577
Issue Dt:
02/17/2009
Application #:
11002576
Filing Dt:
12/01/2004
Publication #:
US20060117292
Pub Dt:
06/01/2006
Title:
AUTOMATIC RECOGNITION OF GEOMETRIC POINTS IN A TARGET IC DESIGN FOR OPC MASK QUALITY CALCULATION
94
Patent #:
7313711
Issue Dt:
12/25/2007
Application #:
11002656
Filing Dt:
12/03/2004
Publication #:
US20060123262
Pub Dt:
06/08/2006
Title:
ADAPTIVE POWER MANAGEMENT IN PORTABLE ENTERTAINMENT DEVICE
95
Patent #:
7424696
Issue Dt:
09/09/2008
Application #:
11003309
Filing Dt:
12/03/2004
Publication #:
US20060123376
Pub Dt:
06/08/2006
Title:
POWER MESH FOR MULTIPLE FREQUENCY OPERATION OF SEMICONDUCTOR PRODUCTS
96
Patent #:
7246336
Issue Dt:
07/17/2007
Application #:
11004309
Filing Dt:
12/03/2004
Publication #:
US20060123369
Pub Dt:
06/08/2006
Title:
RAMPTIME PROPAGATION ON DESIGNS WITH CYCLES
97
Patent #:
7321254
Issue Dt:
01/22/2008
Application #:
11004415
Filing Dt:
12/03/2004
Publication #:
US20060119420
Pub Dt:
06/08/2006
Title:
ON-CHIP AUTOMATIC PROCESS VARIATION, SUPPLY VOLTAGE VARIATION, AND TEMPERATURE DEVIATION (PVT) COMPENSATION METHOD
98
Patent #:
7424690
Issue Dt:
09/09/2008
Application #:
11005690
Filing Dt:
12/07/2004
Publication #:
US20060123377
Pub Dt:
06/08/2006
Title:
INTERCONNECT INTEGRITY VERIFICATION
99
Patent #:
7242074
Issue Dt:
07/10/2007
Application #:
11005765
Filing Dt:
12/06/2004
Publication #:
US20060118908
Pub Dt:
06/08/2006
Title:
REDUCED CAPACITANCE RESISTORS
100
Patent #:
7373626
Issue Dt:
05/13/2008
Application #:
11006349
Filing Dt:
12/06/2004
Publication #:
US20060123281
Pub Dt:
06/08/2006
Title:
METHOD AND TIMING HARNESS FOR SYSTEM LEVEL STATIC TIMING ANALYSIS
Assignors
1
LSI CORPORATION
Exec Dt:
05/06/2014
2
AGERE SYSTEMS LLC
Exec Dt:
05/06/2014
Assignee
1
DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
60 WALL STREET
NEW YORK, NEW YORK 10005
Correspondence name and address
LATHAM & WATKINS LLP
650 TOWN CENTER DRIVE, SUITE 2000
COSTA MESA, CA 92626

Search Results as of: 05/13/2024 01:42 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT