|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12336186
|
Filing Dt:
|
12/16/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHODS, APPARATUS, AND SYSTEMS FOR UPDATING LOGLIKELIHOOD RATIO INFORMATION IN AN NT IMPLEMENTATION OF A VITERBI DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12336472
|
Filing Dt:
|
12/16/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHOD FOR GENERATING TEST PATTERNS FOR SMALL DELAY DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12337398
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHOD OF GENERATING A RESTRICTED INLINE RESISTIVE FAULT PATTERN AND A TEST PATTERN GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12337519
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING INCREASED RESISTANCE TO ELECTROSTATIC DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12337551
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
MODULATED CLOCK, AN IC INCLUDING THE MODULATED CLOCK AND A METHOD OF PROVIDING A MODULATED CLOCK SIGNAL FOR POWER CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12337628
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
LATCH AND DFF DESIGN WITH IMPROVED SOFT ERROR RATE AND A METHOD OF OPERATING A DFF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12337629
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
A DESIGN FOR TEST TECHNIQUE TO APPLY A VARIABLE SCAN CLOCK INCLUDING A SCAN CLOCK MODIFIER ON AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12337775
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ADAPTIVE MRA COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12337805
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR GENERATING EQUALIZATION DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12337828
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR GENERATING EQUALIZATION DATA USING SHIFT REGISTER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12337830
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR TUNING PRECISION CONTINUOUS-TIME FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12337850
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CONTROLLING DATA EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12337880
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
TRANSISTOR BIT CELL ROM ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12337907
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
COMPRESSED CACHE CONTROLLER VALID WORD STATUS USING POINTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12337925
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
APPARATUS FOR CALCULATING AN N-POINT DISCRETE FOURIER TRANSFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12339105
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
METHOD FOR PRESERVING DATA INTEGRITY BY BREAKING THE REDUNDANT ARRAY OF INDEPENDENT DISKS LEVEL 1(RAID1)
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12339232
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
APPARATUS AND SYSTEMS FOR VT INVARIANT DDR3 SDRAM WRITE LEVELING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12339407
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
FILL PATTERNING FOR SYMMETRICAL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12339667
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
CIRCUITS FOR IMPLEMENTING PARITY COMPUTATION IN A PARALLEL ARCHITECTURE LDPC DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12340234
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
MOMENT COMPUTATION ALGORITHMS IN VLSI SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12340813
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
INDUCTOR FORMED IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12341825
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SEQUENTIAL ELEMENT LOW POWER SCAN IMPLEMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12344016
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
HOT-ELECTRON INJECTION TESTING OF TRANSISTORS ON A WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12344047
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHODS AND APPARATUS FOR IMPROVED PHASE SWITCHING AND LINEARITY IN AN ANALOG PHASE INTERPOLATOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12345050
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
Method and Apparatus for Generating a Graphical Interface to Enable Local or Remote Access to an Application Having a Command Line Interface
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12345947
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
DATA REDUNDANCY USING TWO DISTRIBUTED MIRROR SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12346296
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
COMMUNICATIONS SYSTEM WITH SYMMETRICAL INTERFACES AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
12346476
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
DATA TRANSMISSION RATE ADAPTATION IN A WIRELESS COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12346900
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
POWER DETECTION SYSTEM AND CIRCUIT FOR HIGH VOLTAGE SUPPLY AND LOW VOLTAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12347783
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
METHODS AND SYSTEMS FOR IMPROVING COMMUNICATION THROUGHPUT OF STORAGE LINKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12347910
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
AC/DC POWER SUPPLY, A METHOD OF DELIVERING DC POWER AT MULTIPLE VOLTAGES AND A COMPUTER DATA STORAGE SYSTEM EMPLOYING THE POWER SUPPLY OR THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12347916
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ARCHITECTURALLY INDEPENDENT NOISE SENSITIVITY ANALYSIS OF INTEGRATED CIRCUITS HAVING A MEMORY STORAGE DEVICE AND A NOISE SENSITIVITY ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12348142
|
Filing Dt:
|
01/02/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
SYSTEM AND METHOD TO PRESERVE AND RECOVER UNWRITTEN DATA PRESENT IN DATA CACHE OF A DISK SUBSYSTEM ACROSS POWER OUTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12348236
|
Filing Dt:
|
01/02/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR EQUALIZER OPTIMIZATION IN A STORAGE ACCESS RETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12352540
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
AGC LOOP WITH WEIGHTED ZERO FORCING AND LMS ERROR SOURCES AND METHODS FOR USING SUCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12353860
|
Filing Dt:
|
01/14/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
TX BACK CHANNEL ADAPTATION ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12353971
|
Filing Dt:
|
01/15/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
FAIL SAFE I/O DRIVER WITH PAD FEEDBACK SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12354768
|
Filing Dt:
|
01/15/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
PROGRAMMABLE NANOTUBE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12356348
|
Filing Dt:
|
01/20/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
SIMULATED BATTERY LOGIC TESTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12356600
|
Filing Dt:
|
01/21/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
ROBUST SHALLOW TRENCH ISOLATION STRUCTURES AND A METHOD FOR FORMING SHALLOW TRENCH ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
12359446
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
METHODS AND SYSTEMS FOR INTEGRATING UNIQUE INFORMATION IN SAS INTERFACE COMPONENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12359461
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
RAID Converter and Methods for Transforming a First RAID Array to a Second RAID Array Without Creating a Backup Copy
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12359761
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
COORDINATION BETWEEN A BRANCH-TARGET-BUFFER CIRCUIT AND AN INSTRUCTION CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12359778
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR JOINT EQUALIZATION AND DECODING OF MULTILEVEL CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
12360193
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
APPARATUS AND CIRCUITRY FOR MEMORY-BASED COLLECTION AND VERIFICATION OF DATA INTEGRITY INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12360529
|
Filing Dt:
|
01/27/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
CONTROLLER, PROGRAM AND METHODS FOR COMMUNICATING WITH DEVICES COUPLED TO THE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12361129
|
Filing Dt:
|
01/28/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR APPLYING CLOCK PHASE AND FREQUENCY OFFSET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
12362874
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
Digital Signal Processor Having Instruction Set With An Xk Function Using Reduced Look-Up Table
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
12362879
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
Digital Signal Processor Having Instruction Set With An Exponential Function Using Reduced Look-Up Table
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
12362899
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
Digital Signal Processor Having Instruction Set With A Logarithm Function Using Reduced Look-Up Table
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
12364918
|
Filing Dt:
|
02/03/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
METHODS FOR DESIGNING INTEGRATED CIRCUITS EMPLOYING VOLTAGE SCALING AND INTEGRATED CIRCUITS DESIGNED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12365010
|
Filing Dt:
|
02/03/2009
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
SYSTEMATIC, NORMALIZED METRIC FOR ANALYZING AND COMPARING OPTIMIZATION TECHNIQUES FOR INTEGRATED CIRCUITS EMPLOYING VOLTAGE SCALING AND INTEGRATED CIRCUITS DESIGNED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12365084
|
Filing Dt:
|
02/03/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
SYSTEMATIC BENCHMARKING SYSTEM AND METHOD FOR STANDARDIZED DATA CREATION, ANALYSIS AND COMPARISON OF SEMICONDUCTOR TECHNOLOGY NODE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12365444
|
Filing Dt:
|
02/04/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
RECEIVER AND METHOD FOR ESTIMATING A PLURALITY OF ESTIMATED TRANSFER FUNCTIONS CORRESPONDING TO WIRELESS CHANNELS IN A MULTIPLE-INPUT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12365975
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
DATA COMPRESSION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12366551
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
MULTIPATH POWER MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12367078
|
Filing Dt:
|
02/06/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
PORTABLE CELL PHONE AND A PROXIMITY REGULATION SYSTEM FOR USE WITH A PORTABLE CELL PHONE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12367224
|
Filing Dt:
|
02/06/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
FRAME AGGREGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12369878
|
Filing Dt:
|
02/12/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
LINE-TIMING IN PACKET-BASED NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12370230
|
Filing Dt:
|
02/12/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
COMPENSATING TRANSMISSION LINE TO REDUCE SENSITIVITY OF PERFORMANCE DUE TO CHANNEL LENGTH VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12370739
|
Filing Dt:
|
02/13/2009
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
HIGH SPEED SYNDROME-BASED FEC ENCODER AND SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12371906
|
Filing Dt:
|
02/16/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REDUCED LATENCY LOOP RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12372196
|
Filing Dt:
|
02/17/2009
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT FEATURE DEFINITION USING ONE-TIME-PROGRAMMABLE (OTP) MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12374304
|
Filing Dt:
|
01/17/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CONTROLLING A DC MOTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12377178
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
CALCULATING PEAK-TO-AVERAGE POWER RATIO REDUCTION SYMBOLS FOR MULTI-CARRIER MODULATED SIGNALS USING A GRADIENT-DESCENT APPROACH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12377192
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
DYNAMICALLY SELECTING METHODS TO REDUCE DISTORTION IN MULTI-CARRIER MODULATED SIGNALS RESULTING FROM HIGH PEAK-TO-AVERAGE POWER RATIOS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12380237
|
Filing Dt:
|
02/25/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
USING SHORT BURST ERROR DETECTOR IN A QUEUE-BASED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12380639
|
Filing Dt:
|
03/02/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
DC OFFSET DETECTION AND CORRECTION FOR USER TRAFFIC
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12383396
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
Caching of SCSI I/O referrals
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12383882
|
Filing Dt:
|
03/30/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
System and method for determining software test cycle effectiveness
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12384001
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR IMPLEMENTING PARALLELISM WITH SCSI I/O REFERRALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12384028
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
Explicit data segment boundaries with SCSI I/O referrals
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12384287
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
SPECIFYING LANES FOR SAS WIDE PORT CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12384288
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
SAS PAIRED SUBTRACTIVE ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12384289
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR COMBINING MULTIPLE SERIAL ATTACHED SMALL COMPUTER SYSTEM INTERFACE (SAS) EXPANDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12384291
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
METHOD FOR PROVIDING PATH FAILOVER FOR MULTIPLE SAS EXPANDERS OPERATING AS A SINGLE SAS EXPANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12384359
|
Filing Dt:
|
04/03/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
METHOD FOR SIMPLIFYING INTERFACES HAVING DYNAMIC LIBRARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12386410
|
Filing Dt:
|
04/16/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
OPTIMAL PATHS WITH SCSI I/O REFERRALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12387076
|
Filing Dt:
|
04/28/2009
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
SYSTEM AND APPARATUS FOR UTILIZING A VIRTUAL MACHINE TO SUPPORT REDUNDANCY IN A VIRTUAL MACHINE MANAGER PAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12387178
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
Striping with SCSI I/O referrals
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12387189
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
CONSOLIDATED BOOT PARAMETER MANAGEMENT SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
12387275
|
Filing Dt:
|
04/30/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
SAS TOPOLOGY PATHWAY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12388741
|
Filing Dt:
|
02/19/2009
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
INTELLIGENT TIMING ANALYSIS AND CONSTRAINT GENERATION GUI
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12392483
|
Filing Dt:
|
02/25/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
APPARATUS AND METHODS FOR IMPROVED DUAL DEVICE LOOKUP IN A ZONING SAS EXPANDER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12393269
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
PREDICTING A CONDITIONAL BIT VALUE FOR CONTINUING EXECUTION OF AN INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12393312
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
RESOURCE ALLOCATION FAILURE RECOVERY MODULE OF A DISK DRIVER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12393358
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
ADVANCED PHYSICAL SIMULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12394270
|
Filing Dt:
|
02/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
METHODS AND APPARATUS FOR SYSTEM FRAMING SYNCHRONIZATION CONTROL FOR A FRAMER/MAPPER/MULTIPLEXOR DEVICE WITH 1+1 AND EQUIPMENT PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12394286
|
Filing Dt:
|
02/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
METHODS AND APPARATUS FOR PSEUDO ASYNCHRONOUS TESTING OF RECEIVE PATH IN SERIALIZER/DESERIALIZER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12399622
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
BRANCH TARGET BUFFER WITH ENTRY SOURCE FIELD FOR USE IN DETERMINING REPLACEMENT PRIORITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12399679
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DEFECTIVE MEDIA REGION IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12399713
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ENHANCED MEDIA DEFECT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12399750
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR RECOVERING INFORMATION FROM A DEFECTIVE MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12401116
|
Filing Dt:
|
03/10/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
ERROR-FLOOR MITIGATION OF LDPC CODES USING TARGETED BIT ADJUSTMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12401445
|
Filing Dt:
|
03/10/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
SYSTEM AND METHOD OF HARDWARE-ASSISTED ASSEMBLY OF DOCUMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12401669
|
Filing Dt:
|
03/11/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
MULTIPROCESSOR SYSTEM HAVING MULTIPLE WATCHDOG TIMERS AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12402359
|
Filing Dt:
|
03/11/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
ERROR CORRECTION CAPABILITY ADJUSTMENT OF LDPC CODES FOR STORAGE DEVICE TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12402447
|
Filing Dt:
|
03/11/2009
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
SYSTEMS AND METHODS FOR PROCESSING REGULAR EXPRESSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12404433
|
Filing Dt:
|
03/16/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
DECODING TECHNIQUES FOR MULTI-ANTENNA SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12405042
|
Filing Dt:
|
03/16/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
DUAL PORT SERIAL ADVANCED TECHNOLOGY ATTACHMENT (SATA ) DISK DRIVE
|
|