skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:032895/0310   Pages: 125
Recorded: 05/15/2014
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
Issue Dt:
12/09/2003
Application #:
10205040
Filing Dt:
07/25/2002
Publication #:
Pub Dt:
02/20/2003
Title:
MEMORY MODULE
2
Patent #:
Issue Dt:
01/10/2006
Application #:
10206822
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
02/06/2003
Title:
REGISTER CAPABLE OF CORRESPONDING TO WIDE FREQUENCY BAND AND SIGNAL GENERATING METHOD USING THE SAME
3
Patent #:
Issue Dt:
08/07/2007
Application #:
10217094
Filing Dt:
08/12/2002
Publication #:
Pub Dt:
02/27/2003
Title:
SEMICONDUCTOR DEVICE WITH EXTERNAL TERMINALS ARRANGED SYMMETRICALLY WITH RESPECT TO A NORMAL EXTERNAL TERMINAL ARRANGEMENT
4
Patent #:
Issue Dt:
01/25/2005
Application #:
10308434
Filing Dt:
12/03/2002
Publication #:
Pub Dt:
06/05/2003
Title:
SEMICONDUCTOR STORAGE DEVICE AND METHOD FOR REMEDYING DEFECTS OF MEMORY CELLS
5
Patent #:
Issue Dt:
03/29/2005
Application #:
10309072
Filing Dt:
12/04/2002
Publication #:
Pub Dt:
08/07/2003
Title:
UNBUFFERED MEMORY SYSTEM
6
Patent #:
Issue Dt:
12/20/2005
Application #:
10329293
Filing Dt:
12/24/2002
Publication #:
Pub Dt:
12/04/2003
Title:
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF IMPROVING QUALITY OF VOLTAGE WAVEFORM GIVEN IN A SIGNAL INTERCONNECTION LAYER
7
Patent #:
Issue Dt:
11/22/2005
Application #:
10370578
Filing Dt:
02/24/2003
Publication #:
Pub Dt:
09/04/2003
Title:
REDUNDANCY ARCHITECTURE FOR REPAIRING SEMICONDUCTOR MEMORIES
8
Patent #:
Issue Dt:
01/31/2006
Application #:
10411700
Filing Dt:
04/11/2003
Publication #:
Pub Dt:
12/25/2003
Title:
SEMICONDUCTOR MEMORY DEVICE WITH AN IMPROVED MEMORY CELL STRUCTURE AND METHOD OF OPERATING THE SAME
9
Patent #:
Issue Dt:
05/23/2006
Application #:
10427090
Filing Dt:
04/30/2003
Publication #:
Pub Dt:
11/27/2003
Title:
MEMORY SYSTEM, MODULE AND REGISTER
10
Patent #:
Issue Dt:
10/26/2004
Application #:
10437699
Filing Dt:
05/14/2003
Publication #:
Pub Dt:
11/20/2003
Title:
DEFECTIVE CELL REMEDY METHOD CAPABLE OF AUTOMATICALLY CUTTING CAPACITOR FUSES WITHIN THE FABRICATION PROCESS
11
Patent #:
Issue Dt:
11/16/2004
Application #:
10620504
Filing Dt:
07/16/2003
Publication #:
Pub Dt:
04/01/2004
Title:
METHOD OF RECOVERING MEMORY MODULE, MEMORY MODULE AND VOLATILE MEMORY
12
Patent #:
Issue Dt:
01/09/2007
Application #:
10628517
Filing Dt:
07/28/2003
Publication #:
Pub Dt:
04/15/2004
Title:
MEMORY MODULE AND MEMORY SYSTEM HAVING AN EXPANDABLE SIGNAL TRANSMISSION, INCREASED SIGNAL TRANSMISSION AND/OR HIGH CAPACITY MEMORY
13
Patent #:
Issue Dt:
12/26/2006
Application #:
10647157
Filing Dt:
08/22/2003
Publication #:
Pub Dt:
06/03/2004
Title:
MEMORY SYSTEM AND DATA TRANSMISSION METHOD
14
Patent #:
Issue Dt:
08/30/2005
Application #:
10699628
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/19/2005
Title:
MEMORY MODULE, MEMORY CHIP, AND MEMORY SYSTEM
15
Patent #:
Issue Dt:
10/17/2006
Application #:
10828189
Filing Dt:
04/21/2004
Publication #:
Pub Dt:
12/23/2004
Title:
MEMORY MODULE AND MEMORY SYSTEM
16
Patent #:
Issue Dt:
02/05/2008
Application #:
11492981
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
11/23/2006
Title:
MEMORY MODULE AND MEMORY SYSTEM
17
Patent #:
Issue Dt:
12/16/2008
Application #:
11593405
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
03/22/2007
Title:
MEMORY SYSTEM AND DATA TRANSMISSION METHOD
18
Patent #:
Issue Dt:
08/12/2008
Application #:
11634405
Filing Dt:
12/06/2006
Publication #:
Pub Dt:
04/12/2007
Title:
MEMORY MODULE AND MEMORY SYSTEM
19
Patent #:
Issue Dt:
06/16/2009
Application #:
12003707
Filing Dt:
12/31/2007
Publication #:
Pub Dt:
05/15/2008
Title:
MEMORY MODULE AND MEMORY DEVICE
20
Patent #:
Issue Dt:
02/12/2013
Application #:
12270546
Filing Dt:
11/13/2008
Publication #:
Pub Dt:
05/14/2009
Title:
MEMORY SYSTEM AND DATA TRANSMISSION METHOD
Assignor
1
Exec Dt:
07/26/2013
Assignee
1
208, VAL DES BONS MALADES
LUXEMBOURG, LUXEMBOURG L-2121
Correspondence name and address
CONVERSANT INTELLECTUAL PROPERTY MGMT
5700 GRANITE PARKWAY
SUITE 960
PLANO, TX 75024

Search Results as of: 05/02/2024 04:15 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT