skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:032896/0353   Pages: 125
Recorded: 05/15/2014
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
Issue Dt:
07/27/2010
Application #:
12318254
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
05/06/2010
Title:
SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD THEREOF
2
Patent #:
Issue Dt:
02/14/2012
Application #:
12320891
Filing Dt:
02/06/2009
Publication #:
Pub Dt:
08/13/2009
Title:
SEMICONDUCTOR MEMORY DEVICE
3
Patent #:
Issue Dt:
05/10/2011
Application #:
12320892
Filing Dt:
02/06/2009
Publication #:
Pub Dt:
08/13/2009
Title:
SEMICONDUCTOR MEMORY DEVICE, CONTROL METHOD THEREFOR, AND METHOD FOR DETERMINING REPAIR POSSIBILITY OF DEFECTIVE ADDRESS
4
Patent #:
Issue Dt:
01/17/2012
Application #:
12348132
Filing Dt:
01/02/2009
Publication #:
Pub Dt:
07/16/2009
Title:
WIRING BOARD FOR SEMICONDUCTOR DEVICE
5
Patent #:
Issue Dt:
08/23/2011
Application #:
12382524
Filing Dt:
03/18/2009
Publication #:
Pub Dt:
09/24/2009
Title:
MULTI-PORT MEMORY AND COMPUTER SYSTEM PROVIDED WITH THE SAME
6
Patent #:
Issue Dt:
10/18/2011
Application #:
12392547
Filing Dt:
02/25/2009
Publication #:
Pub Dt:
08/27/2009
Title:
STACKED MEMORY AND FUSE CHIP
7
Patent #:
Issue Dt:
08/06/2013
Application #:
12478834
Filing Dt:
06/05/2009
Publication #:
Pub Dt:
12/10/2009
Title:
THROUGH-HOLE LAYOUT APPARATUS THAT REDUCES DIFFERENCES IN LAYOUT DENSITY OF THROUGH-HOLES
8
Patent #:
Issue Dt:
06/21/2011
Application #:
12504319
Filing Dt:
07/16/2009
Publication #:
Pub Dt:
01/21/2010
Title:
SEMICONDUCTOR DEVICE AND INFORMATION PROCESSING SYSTEM
9
Patent #:
Issue Dt:
06/26/2012
Application #:
12654202
Filing Dt:
12/14/2009
Publication #:
Pub Dt:
06/17/2010
Title:
SEMICONDUCTOR MEMORY DEVICE THAT CAN RELIEF DEFECTIVE ADDRESS
10
Patent #:
Issue Dt:
09/25/2012
Application #:
12656231
Filing Dt:
01/21/2010
Publication #:
Pub Dt:
07/22/2010
Title:
MEMORY SYSTEM, SEMICONDUCTOR MEMORY DEVICE, AND WIRING SUBSTRATE
11
Patent #:
Issue Dt:
03/06/2012
Application #:
12696627
Filing Dt:
01/29/2010
Publication #:
Pub Dt:
08/05/2010
Title:
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR MEMORY DEVICE
12
Patent #:
Issue Dt:
03/11/2014
Application #:
12722101
Filing Dt:
03/11/2010
Publication #:
Pub Dt:
09/16/2010
Title:
SEMICONDUCTOR DEVICE AND ARRANGEMENT METHOD OF COMPENSATION CAPACITOR OF SEMICONDUCTOR DEVICE
13
Patent #:
Issue Dt:
12/18/2012
Application #:
12772340
Filing Dt:
05/03/2010
Publication #:
Pub Dt:
11/11/2010
Title:
SUPERLATTICE DEVICE, MANUFACTURING METHOD THEREOF, SOLID-STATE MEMORY INCLUDING SUPERLATTICE DEVICE, DATA PROCESSING SYSTEM, AND DATA PROCESSING DEVICE
14
Patent #:
Issue Dt:
03/19/2013
Application #:
12929668
Filing Dt:
02/07/2011
Publication #:
Pub Dt:
08/02/2012
Title:
Semiconductor device
15
Patent #:
Issue Dt:
08/20/2013
Application #:
13155657
Filing Dt:
06/08/2011
Publication #:
Pub Dt:
12/29/2011
Title:
MEMORY SYSTEM AND CONTROL METHOD THEREFOR
16
Patent #:
Issue Dt:
12/31/2013
Application #:
13160198
Filing Dt:
06/14/2011
Publication #:
Pub Dt:
12/15/2011
Title:
SEMICONDUCTOR MEMORY DEVICE INCORPORATING AN INTERFACE CHIP FOR SELECTIVELY REFRESHING MEMORY CELLS IN CORE CHIPS
17
Patent #:
Issue Dt:
12/03/2013
Application #:
13275708
Filing Dt:
10/18/2011
Publication #:
Pub Dt:
04/18/2013
Title:
MEMORY DEVICE IN PARTICULAR EXTRA ARRAY CONFIGURED THEREIN FOR CONFIGURATION AND REDUNDANCY INFORMATION
18
Patent #:
Issue Dt:
09/04/2012
Application #:
13358928
Filing Dt:
01/26/2012
Publication #:
Pub Dt:
05/17/2012
Title:
SEMICONDUCTOR MEMORY DEVICE
19
Patent #:
Issue Dt:
07/02/2013
Application #:
13570716
Filing Dt:
08/09/2012
Publication #:
Pub Dt:
12/06/2012
Title:
METHOD FOR MANUFACTURING A SEMICONDUCTOR MEMORY DEVICE
20
Patent #:
Issue Dt:
03/04/2014
Application #:
13924055
Filing Dt:
06/21/2013
Publication #:
Pub Dt:
10/31/2013
Title:
MEMORY SYSTEM AND CONTROL METHOD THEREFOR
Assignor
1
Exec Dt:
07/26/2013
Assignee
1
208, VAL DES BONS MALADES
LUXEMBOURG, LUXEMBOURG L-2121
Correspondence name and address
CONVERSANT INTELLECTUAL PROPERTY MGMT
5700 GRANITE PARKWAY
SUITE 960
PLANO, TX 75024

Search Results as of: 04/28/2024 11:51 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT