Total properties:
949
Page
1
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08109071
|
Filing Dt:
|
08/19/1993
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1995
|
Application #:
|
08114633
|
Filing Dt:
|
09/02/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR PERFORMING PARALLEL OPERATIONS ON HIERARCHICAL DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1995
|
Application #:
|
08118645
|
Filing Dt:
|
09/10/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1994
|
Application #:
|
08123524
|
Filing Dt:
|
09/17/1993
|
|
Title:
|
MEMORY ELEMENT WITH BIPOLAR TRANSISTORS IN RESETTABLE LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
08129375
|
Filing Dt:
|
09/30/1993
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING POWER SUPPLY SYSTEM APPROPRIATELY BIASING SWITCHING TRANSISTORS AND STORAGE CAPACITORS IN BURN-IN TESTING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1995
|
Application #:
|
08139717
|
Filing Dt:
|
10/22/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING DIAGNOSTIC CIRCUIT FOR COMPARING MULTI-BIT READ-OUT TEST DATA SIGNAL WITH MULTI-BIT WRITE-IN TEST DATA SIGNAL STORED IN SERIAL-INPUT SHIFT REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08151130
|
Filing Dt:
|
11/12/1993
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE INCORPORATING TRANSFER GATES BETWEEN MEMORY CELL ARRAY AND SENSE AMPLIFIER ENABLED IN STANDARD MODES ONLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08159233
|
Filing Dt:
|
11/30/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1995
|
Application #:
|
08162284
|
Filing Dt:
|
12/07/1993
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE EQUIPPED WITH DIFFERENTIAL AMPLIFIER FOR CELL PLATE LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1995
|
Application #:
|
08178020
|
Filing Dt:
|
01/06/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1994
|
Application #:
|
08181467
|
Filing Dt:
|
01/13/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH PROVISION OF PSEUDO-ACCELERATION TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08181468
|
Filing Dt:
|
01/13/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING ONE-TRANSISTOR ONE-CAPACITOR TYPE MEMORY CELLS COUPLED BETWEEN BIT LINES PAIRED WITH EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/1995
|
Application #:
|
08183958
|
Filing Dt:
|
01/19/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08184931
|
Filing Dt:
|
01/24/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING INTERNAL STEP-DOWN POWER VOLTAGE GENERATOR WITH AUXILIARY CURRENT PATH FOR KEEPING STEP-DOWN POWER VOLTAGE CONSTANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08191411
|
Filing Dt:
|
02/03/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY AND METHOD OF SETTING TYPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
08191922
|
Filing Dt:
|
02/04/1994
|
|
Title:
|
SERIAL ACCESS SEMICONDUCTOR MEMORY HAVING A REDUCED NUMBER OF DATA REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08194519
|
Filing Dt:
|
02/10/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH SELF-REFRESH CYCLE TIME DIRECTLY MEASURABLE AT DATA PIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
08202159
|
Filing Dt:
|
02/25/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING LOW POWER CONSUMPTION VOLTAGE MONITORING CIRCUIT FOR BUILT-IN STEP-DOWN VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1995
|
Application #:
|
08220979
|
Filing Dt:
|
03/31/1994
|
|
Title:
|
HIGH-SPEED MEMORY READOUT CIRCUIT USING A SINGLE SET OF DATA BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08227796
|
Filing Dt:
|
04/14/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE INCORPORATING VOLTAGE REDUCTION CIRCUIT THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08268450
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
VOLTAGE GENERATOR CIRCUIT GENERATING STABLE NEGATIVE POTENTIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08270837
|
Filing Dt:
|
07/05/1994
|
|
Title:
|
MULTI-PORT RANDOM ACCESS MEMORY DEVICE HAVING MEMORY CELL REWRITABLE THROUGH SINGLE INPUT PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08282429
|
Filing Dt:
|
07/29/1994
|
|
Title:
|
SIMPLE TEMPORARY INFORMATION STORAGE CIRCUIT CONTROLLABLE WITH ENABLE/RESET SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08292005
|
Filing Dt:
|
08/17/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH SENSE AMPLIFIERS SERVING AS CACHE MEMORY INDEPENDENT OF ROW ADDRESS BUFFER UNIT FOR HIGH-SPEED SEQUENTIAL ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08295073
|
Filing Dt:
|
08/26/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUCED CONSUMPTION POWER AND REFRESHING METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08295076
|
Filing Dt:
|
08/26/1994
|
|
Title:
|
MEMORY IN WHICH IMPROVEMENT IS MADE AS REGARDS A PRECHARGE OPERATION OF DATA READOUT ROUTES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1995
|
Application #:
|
08296164
|
Filing Dt:
|
08/25/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING LOW-POWER CONSUMPTION SIGNAL INPUT CIRCUIT RESPONSIVE TO HIGH-SPEED SMALL-AMPLITUDE INPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08308927
|
Filing Dt:
|
09/20/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE EXECUTING A MEMORY TEST IN A PLURALITY OF TEST MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08318087
|
Filing Dt:
|
10/05/1994
|
|
Title:
|
OUTPUT CIRCUIT FOR MULTIBIT-OUTPUTTING MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08323939
|
Filing Dt:
|
10/17/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08340293
|
Filing Dt:
|
11/14/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08351650
|
Filing Dt:
|
12/07/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING HIGH SPEED AND LOW POWER DATA READ/WRITE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08354086
|
Filing Dt:
|
12/06/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A COINCIDENCE DETECTION CIRCUIT AND ITS TEST METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08356725
|
Filing Dt:
|
12/15/1994
|
|
Title:
|
POWER REDUCING CIRCUIT FOR SYNCHRONOUS SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08374990
|
Filing Dt:
|
01/19/1995
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08391537
|
Filing Dt:
|
02/21/1995
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY INCLUDING READ PREAMPLIFIERS ACTIVATED BEFORE REWRITE AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08392179
|
Filing Dt:
|
02/22/1995
|
|
Title:
|
VIDEO PROCESSOR WITH FIELD MEMORY FOR EXCLUSIVELY STORING PICTURE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08401693
|
Filing Dt:
|
03/10/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A LARGE STORAGE CAPACITY AND A HIGH SPEED OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08415510
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08476761
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08504308
|
Filing Dt:
|
07/20/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08507604
|
Filing Dt:
|
07/25/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08512420
|
Filing Dt:
|
08/08/1995
|
|
Title:
|
SYNCRONOUS SEMICONDUCTOR MEMORY DEVICE WITH LOW POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08518712
|
Filing Dt:
|
08/24/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08525214
|
Filing Dt:
|
09/08/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08537461
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
SYNCHRONIZED SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08546982
|
Filing Dt:
|
10/23/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08549073
|
Filing Dt:
|
10/27/1995
|
|
Title:
|
SELECTIVE ACCESS TO DIVIDED WORD LINE SEGMENTS IN CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08549076
|
Filing Dt:
|
10/27/1995
|
|
Title:
|
DYNAMIC SEMICONDUCTOR MEMORY DEVICE WITH SENSE AMPLIFIERS AS CACHE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08549310
|
Filing Dt:
|
10/27/1995
|
|
Title:
|
SEMICONDUCTOR DYNAMIC RANDOM ACCESS MEMORY DEVICE VARIABLE IN REFRESH CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08549388
|
Filing Dt:
|
10/27/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH CONTROLLABLE CHARGING CHARACTERISTICS OF COLUMN LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08549943
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SHARED SENSE AMPLIFIER ARRAYS INDIVIDUALLY CONTROLLED FOR CACHE STORAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08576491
|
Filing Dt:
|
12/21/1995
|
|
Title:
|
IMPROVED SYNCHRONOUS DYNAMIC MEMORY DEVICE CAPABLE OF OPERATING OVER WIDE RANGE OF OPERATION FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08591025
|
Filing Dt:
|
01/25/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN ESD PROTECTIVE CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08594170
|
Filing Dt:
|
01/31/1996
|
|
Title:
|
BOOSTER CIRCUIT CAPABLE OF SUPPRESSING FLUCTUATIONS IN THE BOOSTED VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08607977
|
Filing Dt:
|
02/29/1996
|
|
Title:
|
DYNAMIC MEMORY DEVICE, A MEMORY MODULE, AND A METHOD OF REFRESHING A DYNAMIC MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08616579
|
Filing Dt:
|
03/15/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A SUBSTRATE BACK BIAS VOLTAGE GENERATING CIRCUIT WHICH IS RESPONSIVE TO A POWER SUPPLY DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08618780
|
Filing Dt:
|
03/20/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08620686
|
Filing Dt:
|
03/21/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08621179
|
Filing Dt:
|
03/21/1996
|
|
Title:
|
SEMICONDUCTOR STORAGE APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08634252
|
Filing Dt:
|
04/18/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08635652
|
Filing Dt:
|
04/22/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08638128
|
Filing Dt:
|
04/26/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08649166
|
Filing Dt:
|
05/17/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08653236
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08660281
|
Filing Dt:
|
06/07/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING MAIN WORD LINES AND SUB WORD LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08674917
|
Filing Dt:
|
07/03/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE FOR HANDLING LOW AMPLITUDE SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08677842
|
Filing Dt:
|
07/10/1996
|
|
Title:
|
SEMICONDUCTOR NONVOLATILE MEMORY DEVICE AND COMPUTER SYSTEM USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08691013
|
Filing Dt:
|
08/05/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SERIAL ACCESS PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08691396
|
Filing Dt:
|
08/02/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY EMPLOYING A BLOCK-WRITE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
08696404
|
Filing Dt:
|
08/14/1996
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A FUNCTION DETERMINATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08701879
|
Filing Dt:
|
08/23/1996
|
|
Title:
|
SYNCRONOUS DYNAMIC SEMICONDUCTOR MEMORY DEVICE USING PIPELINED MULTI-BIT PREFETCH ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08712875
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING EXTENDED MARGIN IN LATCHING INPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08719880
|
Filing Dt:
|
09/25/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF STORING HIGH POTENTIAL LEVEL OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08741285
|
Filing Dt:
|
10/30/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08755410
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING A MEMORY CELL ARRAY DIVIDED INTO MEMORY CELL GROUPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08756518
|
Filing Dt:
|
11/26/1996
|
|
Title:
|
MEMORY DEVICE USING BLOCK WRITE MODE, SIMULTANEOUS COLUMN WRITES WITH COLUMN ADDRESS SELECTION CIRCUIT AND SEGMENT START/STOP ADDRESS LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08762883
|
Filing Dt:
|
12/12/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF ACTIVATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08769181
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
MEMORY CIRCUIT SEQUENTIALLY ACCESSIBLE BY ARBITRARY ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08774907
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY AND PROCESS OF OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08782400
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A CONSTANT DELAY-TIME CICUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08785417
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A LEAKAGE CURRENT REDUCTION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08788077
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
SERIAL ACCESS MEMORY DEVICE INCLUDING MEMORY SECTIONS HAVING DIFFERENT LATENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08790626
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08796689
|
Filing Dt:
|
03/04/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08797051
|
Filing Dt:
|
02/10/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08805229
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SIMULTANEOUSLY WRITE CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08806512
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SMALL-SIZED MULTI-VALUED SEMICONDUCTOR MEMORY DEVICE WITH COUPLED CAPACITORS BETWEEN DIVIDED BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08823001
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
VOLTAGE MONITORING CIRCUIT CAPABLE OF REDUCING POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
08823167
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08823688
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
SINGLE-CHIP SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY (DRAM) SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08824085
|
Filing Dt:
|
03/24/1997
|
|
Title:
|
IMPROVEMENT OF BANK SELECTION FOR SYNCHRONOUS READABLE AND WRITABLE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08824611
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SHORT READ TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08827730
|
Filing Dt:
|
04/08/1997
|
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING PHASE OF INTERNAL CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08834036
|
Filing Dt:
|
04/11/1997
|
|
Title:
|
SUBSTRATE POTENTIAL CONTROL CIRCUIT CAPABLE OF MAKING A SUBSTRATE POTENTIAL CHANGE IN RESPONSE TO A POWER-SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08834294
|
Filing Dt:
|
04/15/1997
|
|
Title:
|
DYNAMIC MEMORY DEVICE WITH CIRCUITS FOR SETTING SELF-REFRESHING PERIOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08855535
|
Filing Dt:
|
05/13/1997
|
|
Title:
|
CONTROLLED DELAY CIRCUIT FOR USE IN SYNCHRONIZED SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08856802
|
Filing Dt:
|
05/15/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF DECREASING AN INTERNAL VOLTAGE IN PERIOD OF ACCELERATION TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08857828
|
Filing Dt:
|
05/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A LATCH CIRCUIT FOR LATCHING DATA EXTERNALLY INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08891196
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
