Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 033069/0053 | |
| Pages: | 3 |
| | Recorded: | 06/10/2014 | | |
Attorney Dkt #: | 0110-0002NAT |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2017
|
Application #:
|
14355339
|
Filing Dt:
|
06/10/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
Processor, Accelerator, And Direct Memory Access Controller Within A Processor Core That Each Reads/Writes A Local Synchronization Flag Area For Parallel Execution
|
|
Assignee
|
|
|
104, TOTSUKAMACHI 1-CHOME, SHINJUKU-KU |
TOKYO, JAPAN 169-8050 |
|
Correspondence name and address
|
|
SNYDER, CLARK, LESCH & CHUNG, LLP
|
|
950 HERNDON PARKWAY, SUITE 365
|
|
HERNDON, VA 20170
|
Search Results as of:
05/02/2024 02:41 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|