Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 033134/0503 | |
| Pages: | 6 |
| | Recorded: | 06/11/2014 | | |
Attorney Dkt #: | FREESCALE RELEASE-COR |
Conveyance: | RELEASE OF SECURITY INTEREST |
|
Total properties:
7
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11444091
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR RF SHIELDING IN VERTICALLY-INTEGRATED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12059123
|
Filing Dt:
|
03/31/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
SEMICONDUCTOR THROUGH SILICON VIAS OF VARIABLE SIZE AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12277512
|
Filing Dt:
|
11/25/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
THROUGH SUBSTRATE VIAS FOR BACK-SIDE INTERCONNECTIONS ON VERY THIN SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12277519
|
Filing Dt:
|
11/25/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
3-D CIRCUITS WITH INTEGRATED PASSIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12748101
|
Filing Dt:
|
03/26/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHOD FOR FORMING A THROUGH SILICON VIA (TSV)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13043094
|
Filing Dt:
|
03/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
METHODS FOR FORMING THROUGH-SUBSTRATE CONDUCTOR FILLED VIAS, AND ELECTRONIC ASSEMBLIES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13731242
|
Filing Dt:
|
12/31/2012
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
METHODS OF FORMING 3-D CIRCUITS WITH INTEGRATED PASSIVE DEVICES
|
|
Assignee
|
|
|
6501 WILLIAM CANNON DRIVE WEST |
AUSTIN, TEXAS 78735 |
|
Correspondence name and address
|
|
INVENSAS CORPORATION
|
|
3025 ORCHARD PARKWAY
|
|
ATTN: IP DEPT.
|
|
SAN JOSE, CA 95134
|
Search Results as of:
05/21/2024 06:39 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|