Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 033430/0280 | |
| Pages: | 3 |
| | Recorded: | 07/18/2014 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14121021
|
Filing Dt:
|
07/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
|
Title:
|
Forming multiple gate length transistor gates using sidewall spacers
|
|
|
Assignee
|
|
|
|
|
| 3050 BOWERS AVENUE |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
SHIRLEY L. CHRUCH, ESQ.
|
| |
P.O. BOX 2550
|
| |
LA JOLLA, CALIFORNIA 92038
|
Search Results as of:
05/14/2024 01:46 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
