Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 034603/0557 | |
| Pages: | 6 |
| | Recorded: | 12/30/2014 | | |
| Attorney Dkt #: | 126.0051 (ESG123) |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
14586466
|
Filing Dt:
|
12/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
|
Title:
|
INTEGRATED CIRCUITS, METHODS OF FORMING THE SAME, AND METHODS OF DETERMINING GATE DIELECTRIC LAYER ELECTRICAL THICKNESS IN INTEGRATED CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| 60 WOODLANDS INDUSTRIAL PARK D STREET 2 |
| SINGAPORE, SINGAPORE 738406 |
|
|
Correspondence name and address
|
| |
INGRASSIA FISHER & LORENZ, P.C. (GF)
|
| |
7010 E. COCHISE RD.
|
| |
SCOTTSDALE, AZ 85253
|
Search Results as of:
05/15/2024 02:41 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
