|
Total properties:
13
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08794742
|
Filing Dt:
|
02/03/1997
|
|
Title:
|
WRAPPER CELL ARCHITECTURE FOR PATH DELAY TESTING OF EMBEDDED CORE MICROPROCESSORS AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09006876
|
Filing Dt:
|
01/14/1998
|
|
Title:
|
METHOD OF TESTING MULTI-CORE PROCESSORS AND MULTI-CORE PROCESSOR TESTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09490132
|
Filing Dt:
|
01/24/2000
|
|
Title:
|
FLEXIBLE INTERRUPT CONTROLLER THAT INCLUDES AN INTERRUPT FORCE REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09498812
|
Filing Dt:
|
02/07/2000
|
|
Title:
|
REAL-TIME PROCESSOR DEBUG SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10202747
|
Filing Dt:
|
07/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DEBUGGING A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10638795
|
Filing Dt:
|
08/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING SECURITY FOR DEBUG CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10939535
|
Filing Dt:
|
09/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING SOFTWARE BREAKPOINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11140176
|
Filing Dt:
|
05/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
|
Title:
|
MEMORY MANAGEMENT CIRCUITRY TRANSLATION INFORMATION RETREIVAL DURING DEBUGGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11140310
|
Filing Dt:
|
05/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
|
Title:
|
TRANSLATION INFORMATION RETRIEVAL TRANSPARENT TO PROCESSOR CORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11355681
|
Filing Dt:
|
02/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR TESTING A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11682058
|
Filing Dt:
|
03/05/2007
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
|
Title:
|
PERFORMANCE MONITORING DEVICE AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11750739
|
Filing Dt:
|
05/18/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
|
Title:
|
DEBUGGING A PROCESSOR THROUGH A RESET EVENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12521838
|
Filing Dt:
|
06/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
|
Title:
|
DEVICE AND METHOD FOR TESTING A DIRECT MEMORY ACCESS CONTROLLER
|
|
