skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:034999/0928   Pages: 7
Recorded: 02/20/2015
Attorney Dkt #:040981-0072
Conveyance: MERGER (SEE DOCUMENT FOR DETAILS).
Total properties: 4
1
Patent #:
Issue Dt:
10/13/1998
Application #:
08470945
Filing Dt:
06/05/1995
Title:
SEMICONDUCTOR DEVICE ASSEMBLY TECHNIQUES USING PREFORMED PLANAR STRUCTURES
2
Patent #:
Issue Dt:
10/26/1999
Application #:
08909296
Filing Dt:
08/11/1997
Title:
SYSTEM AND METHOD FOR PERFORMING MOTION ESTIMATION WITH REDUCED MEMORY LOADING LATENCY
3
Patent #:
Issue Dt:
11/13/2001
Application #:
09272732
Filing Dt:
12/14/1998
Title:
MEV IMPLANTATION TO FORM VERTICALLY MODULATED N+ BURIED LAYER IN AN NPN BIPOLAR TRANSISTOR
4
Patent #:
Issue Dt:
07/24/2001
Application #:
09375835
Filing Dt:
08/16/1999
Title:
SEMICONDUCTOR FLIP CHIP BALL GRID ARRAY PACKAGE
Assignor
1
Exec Dt:
04/04/2007
Assignee
1
1320 RIDDER PARK DRIVE
SAN JOSE, CALIFORNIA 95131
Correspondence name and address
LATHAM & WATKINS LLP
650 TOWN CENTER DRIVE, SUITE 2000
COSTA MESA, CA 92626

Search Results as of: 05/10/2024 01:26 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT