Total properties:
473
Page
1
of
5
Pages:
1 2 3 4 5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
07710146
|
Filing Dt:
|
06/04/1991
|
|
Title:
|
METHOD AND APPARATUS FOR MEMORY ACCESS IN A MATRIX PROCESSOR COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
08003000
|
Filing Dt:
|
01/11/1993
|
|
Title:
|
METHOD AND APPARATUS FOR USER SIDE SCHEDULING IN A MULTIPROCESSOR OPERATING SYSTEM PROGRAM THAT IMPLEMENTS DISTRIBUTIVE SCHEDULING OF PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08165118
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08165814
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08166451
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
METHOD FOR THE DYNAMIC ALLOCATION OF PAGE SIZES IN VIRTUAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08205990
|
Filing Dt:
|
03/04/1994
|
|
Title:
|
ARRANGEMENT FOR MODIFYING ELECTRICAL PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08333133
|
Filing Dt:
|
11/01/1994
|
|
Title:
|
STREAM BUFFERS FOR HIGH-PERFORMANCE COMPUTER MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
08340238
|
Filing Dt:
|
11/16/1994
|
|
Title:
|
APPARATUS AND METHOD FOR TESTING USING CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08348056
|
Filing Dt:
|
12/01/1994
|
|
Title:
|
ASSOCIATIVE SCALAR DATA CACHE WITH WRITE-THROUGH CAPABILITIES FOR A VECTOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08406571
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
BOUNDARY SCAN TESTING USING CLOCKED SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08421566
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08422072
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
SYSTEM FOR RANDOMLY MODIFYING VIRTUAL CHANNEL ALLOCATION AND ACCEPTING THE RANDOM MODIFICATION BASED ON THE COST FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08435451
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
HIERARCHICAL FAT HYPERCUBE ARCHITECTURE FOR PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08435452
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
PROGRAMMABLE, DISTRIBUTED NETWORK ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08435453
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
A SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08435455
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DISTRIBUTED GLOBAL CLOCK SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08435459
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR MAINTAINING COHERENCY OF VIRTUAL-TO-PHYSICAL MEMORY TRANLATIONS IN A MULTIPROCESSOR COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08435460
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DIRECTORY-BASED COHERENCE PROTOCOL ALLOWING EFFICIENT DROPPING OF CLEAN-EXCLUSIVE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08435462
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR MULTIPROCESSOR PARTITIONING TO SUPPORT HIGH AVAILABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08435463
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
CACHE COHERENCY USING FLEXIBLE DIRECTORY BIT VECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08450251
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR MULTIPROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08520408
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
HEATSINK AND METHOD OF FORMING A HEATSINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08539524
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
SYSTEM AND MERTHOD FOR UNCACHED STORE BUFFERING IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08544537
|
Filing Dt:
|
10/18/1995
|
|
Title:
|
ACKNOWLEDGE TRIGGERED FORWARDING OF EXTERNAL BLOCK DATA RESPONSES IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08550992
|
Filing Dt:
|
10/31/1995
|
|
Title:
|
VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON- FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08551070
|
Filing Dt:
|
10/19/1995
|
|
Title:
|
NIGH PERFORMANCE SINUSOIDAL HEAT SINK FOR HEAT REMOVAL FROM ELECTRONIC EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08551493
|
Filing Dt:
|
11/01/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SEGMENTING A DATABASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08552801
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
HIGH PERFORMANCE SPIRAL HEAT SINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08564404
|
Filing Dt:
|
11/29/1995
|
|
Title:
|
READILY REMOVABLE HEAT SINK ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08567082
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
SCAN CHAIN FOR SHITING THE STATE OF A PROCESSOR INTO MEMORY AT A SPECIFIED POINT DURING SYSTEM OPERATION FOR TESTING PURPOSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08589532
|
Filing Dt:
|
01/22/1996
|
|
Title:
|
PROCESSOR-INCLUSIVE MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08592736
|
Filing Dt:
|
01/26/1996
|
|
Title:
|
SYSTEM AND METHOD TO REDUCE PHASE OFFSET AND PHASE JITTER IN PHASE-LOCKED AND DELAY-LOCKED LOOPS USING SELF-BIASED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08592890
|
Filing Dt:
|
01/29/1996
|
|
Title:
|
SINGLE CONNECTOR ATTACHMENT DRIVE SLED ASSEMBLY HAVING LIGHT PIPE COUPLED TO A RAIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08595528
|
Filing Dt:
|
02/01/1996
|
|
Title:
|
TRANSPARENT RELOCATION OF REAL MEMORY ADDRESSES IN THE MAIN MEMORY OF A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08596415
|
Filing Dt:
|
02/02/1996
|
|
Title:
|
ORGANIC ELECTROLUMINESCENT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08604839
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
DAUGHTER CARD ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
08604841
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
AIR OR LIQUID COOLED COMPUTER MODULE COLD PLATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08605355
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
COOLING APPROACH FOR HIGH POWER INTEGRATED CIRCUITS MOUNTED ON PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08606291
|
Filing Dt:
|
02/23/1996
|
|
Title:
|
BGA LAND PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08609068
|
Filing Dt:
|
02/29/1996
|
|
Title:
|
SYSTEM AND METHOD TO REDUCE JITTER IN DIGITAL DELAY-LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08611785
|
Filing Dt:
|
03/06/1996
|
|
Title:
|
PROCEDURE AND SYSTEM FOR PLACEMENT OPTIMIZATION OF CELLS WITHIN CIRCUIT BLOCKS BY OPTIMIZING PLACEMENT OF INPUT/OUTPUT PORTS WITHIN AN INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08614859
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
MASSIVELY PARALLEL PROCESSING SYSTEM USING TWO DATA PATHS: ONE CONNECTING ROUTER CIRCUIT TO THE INTERCONNECT NETWORK AND THE OTHER CONNECTING ROUTER CIRCUIT TO I/O CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
08614860
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
SYSTEM AND METHOD FOR FAULT-TOLERANT TRANSMISSION OF DATA WITHIN A DUAL RING NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08615671
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
USING EXTERNAL REGISTERS TO EXTEND MEMORY REFERENCE CAPABILITIES OF A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08615694
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
MESSAGING IN DISTRIBUTED MEMORY MULTIPROCESSING SYSTEM HAVING SHELL CIRCUITRY FOR ATOMIC CONTROL OF MESSAGE STORAGE QUEUE'S TAIL POINTER STRUCTURE IN LOCAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08615700
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
ADAPTIVE CONGESTION CONTROL MECHANISM FOR MODULAR COMPUTER NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08638186
|
Filing Dt:
|
04/26/1996
|
|
Title:
|
MULTI-CONFIGURABLE PUSH-PULL/OPEN-DRAIN DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08649769
|
Filing Dt:
|
05/15/1996
|
|
Title:
|
HEAT SINK WITH INTEGRAL ATTACHMENT MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08650336
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
RAID-5 PARITY GENERATION AND DATA RECONSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08650337
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING THE POWER SUPPLY VOLTAGE PROVIDED TO A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08650630
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
A SYSTEM FOR ARBITRATING PACKETIZED DATA FROM THE NETWORK TO THE PERIPHERAL RESOURCES AND PRIORITIZING THE DISPATCHING OF PACKETS ONTO THE NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08650632
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
A RAID SYSTEM USING I/O BUFFER SEGMENT TO TEMPORARY STORE STRIPED AND PARITY DATA AND CONNECTING ALL DISK DRIVES VIA A SINGLE TIME MULTIPLEXED NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08673436
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR REMOVING POWER-OF-TWO RESTRICTIONS ON DISTRIBUTED ADDRESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08675849
|
Filing Dt:
|
07/03/1996
|
|
Title:
|
APPARATUS AND METHOD FOR DETERMINING THE SPEED OF A SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08688501
|
Filing Dt:
|
07/29/1996
|
|
Title:
|
APPARATUS AND METHOD FOR DYNAMIC CENTRAL PROCESSING UNIT CLOCK ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1998
|
Application #:
|
08697073
|
Filing Dt:
|
08/19/1996
|
|
Title:
|
BULKHEAD GASKET ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08706808
|
Filing Dt:
|
09/03/1996
|
|
Title:
|
DENSITY DEPENDENT VECTOR MASK OPERATION CONTROL APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08708298
|
Filing Dt:
|
09/04/1996
|
|
Title:
|
METHOD TO PIPELINE WRITE MISSES IN SHARED CACHE MULTIPROCESSOR SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08713283
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
COMPRESSION CONNECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08713602
|
Filing Dt:
|
09/13/1996
|
|
Title:
|
DIRECT MEMORY ACCESS APPARATUS FOR TRANSFERRING A BLOCK OF DATA HAVING DISCONTINUOUS ADDRESSES USING AN ADDRESS CALCULATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08716928
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
RESILIENT PANEL FOR HOUSING A MACHINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08716972
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
INSTRUCTION METHODS FOR PERFORMING DATA FORMATTING WHILE MOVING DATA BETWEEN MEMORY AND A VECTOR REGISTER FILE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
08717580
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
PACKET SWITCHED ROUTER ARCHITECTURE FOR PROVIDING MULTIPLE SIMULTANEOUS COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08717581
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
GUARANTEED BANDWIDTH ALLOCATION METHOD IN A COMPUTER SYSTEM FOR INPUT/OUTPUT DATA TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08717988
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
CABLE MANAGEMENT SYSTEM FOR A COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08718743
|
Filing Dt:
|
09/18/1996
|
|
Title:
|
RAID SYSTEM WITH FIBRE CHANNEL ARBITRATED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08718765
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
ADAPTIVE FREQUENCY SYNTHESIZER WITH SYNCHRONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08747975
|
Filing Dt:
|
11/12/1996
|
|
Title:
|
HIGH MEMORY CAPACITY DIMM WITH DATA AND STATE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08747976
|
Filing Dt:
|
11/12/1996
|
|
Title:
|
DIMM PAIR WITH DATA MEMORY AND STATE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08752925
|
Filing Dt:
|
11/20/1996
|
|
Title:
|
LOW-LATENCY REAL-TIME DISPATCHING IN GENERAL PURPOSE MULTIPROCESSOR SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08766363
|
Filing Dt:
|
12/17/1996
|
|
Title:
|
APPARATUS AND METHOD FOR PAGE MIGRATION IN A NON-UNIFORM MEMORY ACCESS (NUMA) SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
08773486
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
GUARANTEEING COMPLETION TIMES FOR BATCH JOBS WITHOUT STATIC PARTITIONING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08775834
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
PROGRAMMABLE PACKER AND UNPACKER WITH DITHERER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08780781
|
Filing Dt:
|
01/09/1997
|
|
Title:
|
HIGH BANDWIDTH PCI TO PACKET SWITCHED ROUTER BRIDGE HAVING MINIMIZED MEMORY LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
08780785
|
Filing Dt:
|
01/09/1997
|
|
Title:
|
PACKETIZED DATA TRANSMISSIONS IN A SWITCHED ROUTER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08788369
|
Filing Dt:
|
01/27/1997
|
|
Title:
|
CIRCUIT FOR FILTERING A POWER SUPPLY FOR NOISE SENSITIVE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08789557
|
Filing Dt:
|
01/27/1997
|
|
Title:
|
PROCESSOR-INCLUSIVE MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08794195
|
Filing Dt:
|
01/24/1997
|
|
Title:
|
POWER SWITCH PLUNGER MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08796129
|
Filing Dt:
|
02/06/1997
|
|
Title:
|
METHOD AND SYSTEM FOR SIMULTANEOUS HIGH BANDWIDTH INPUT OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08796302
|
Filing Dt:
|
02/07/1997
|
|
Title:
|
LOADING AND PLACEMENT DEVICE FOR CONNECTING CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
08801646
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
DISTRIBUTED SCHEDULING OF PARALLEL JOBS WITH NO KERNEL-TO-KERNEL COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
08802802
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
SYSTEM AND METHOD FOR FINDING PREEMPTED THREADS IN A MULTI-THREADED APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08807551
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
SYSTEM AND METHOD FOR SCHEDULING AN EVENT SUBJECT TO THE AVAILABILITY OF REQUESTED PARTICIPANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08815636
|
Filing Dt:
|
03/13/1997
|
|
Title:
|
ROTARY LATCH ASSEMBLY FOR A COMPUTER HOUSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
08866247
|
Filing Dt:
|
06/05/1997
|
|
Title:
|
NETWORK REQUEST DISTRIBUTION BASED ON STATIC RULES AND DYNAMIC PERFORMANCE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08892879
|
Filing Dt:
|
07/15/1997
|
|
Title:
|
SYSTEM AND METHOD FOR INPUT/OUTPUT FLOW CONTROL IN A MULTIPROCESSOR COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08903042
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
PROCESSOR-INCLUSIVE MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08911192
|
Filing Dt:
|
08/14/1997
|
|
Title:
|
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR PROFILING THREAD VIRTUAL MEMORY ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08911909
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
INTEGRAL ACTUATOR FOR A PRINTED CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08920177
|
Filing Dt:
|
08/25/1997
|
|
Title:
|
PRECISE DETECTION OF ERRORS USING HARDWARE WATCHPOINT MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08921257
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
SYSTEM METHOD AND COMPUTER PROGRAM PRODUCT FOR ORGANIZING PAGE CACHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
08921545
|
Filing Dt:
|
09/02/1997
|
|
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR PAGE REPLICATION IN A NON-UNIFORM MEMORY ACCESS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08927359
|
Filing Dt:
|
09/09/1997
|
|
Title:
|
STOP ALIGN LATERAL MODULE TO MODULE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
08931565
|
Filing Dt:
|
09/16/1997
|
|
Title:
|
ADAPTIVE BANDWIDTH SHARING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
08933829
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR ALLOCATING PHYSICAL MEMORY IN A DISTRIBUTED SHARED MEMORY NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
08933833
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR MANAGING MEMORY IN A NON-UNIFORM MEMORY ACCESS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08933998
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
REVERSE MAPPING PAGE FRAME DATA STRUCTURES TO PAGE TABLE ENTRIES.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
08933999
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR INTER-CELL PAGE SHARING IN A DISTRIBUTED SHARED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08934973
|
Filing Dt:
|
09/22/1997
|
|
Title:
|
DEMATEABLE, COMPLIANT, AREA ARRAY INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08935667
|
Filing Dt:
|
09/23/1997
|
|
Title:
|
ADAPTIVE CONGESTION CONTROL MECHANISM FOR MODULAR COMPUTER NETWORKS
|
|
