|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09917178
|
Filing Dt:
|
07/30/2001
|
Title:
|
NOR ARRAY WITH BURIED TRENCH SOURCE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
09917440
|
Filing Dt:
|
07/27/2001
|
Title:
|
N-GATE/N-SUBSTRATE OR P-GATE/P-SUBSTRATE CAPACITOR TO CHARACTERIZE POLYSILICON GATE DEPLETION EVALUATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09918583
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
DIGITALLY CONTROLLED ANALOG DELAY LOCKED LOOP (DLL)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09919673
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
REAL TIME ADAPTIVE INKJET TEMPERATURE REGULATION CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09920374
|
Filing Dt:
|
07/31/2001
|
Title:
|
RETICLE REPEATER MONITOR WAFER AND METHOD FOR VERIFYING RETICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09920378
|
Filing Dt:
|
07/31/2001
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SILICON-RICH LAYER AND METHOD OF MANUFACTURING SUCH A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09922419
|
Filing Dt:
|
08/03/2001
|
Title:
|
POWER SUPPLY PUMP CIRCUIT FOR A MICROCONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09922579
|
Filing Dt:
|
08/03/2001
|
Title:
|
METHOD FOR EFFICIENT SUPPLY OF POWER TO A MICROCONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09922764
|
Filing Dt:
|
08/07/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
CURRENT PULSE RECEIVING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
09923461
|
Filing Dt:
|
08/06/2001
|
Title:
|
NONINTERFERING MULTIPLY-MAC (MULTIPLY ACCUMULATE) CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09924734
|
Filing Dt:
|
08/07/2001
|
Title:
|
PROGRAMMABLE MICROCONTROLLER ARCHITECTURE (MIXED ANALOG/DIGITAL)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09925205
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD AND SYSTEM FOR ETCHING TUNNEL OXIDE TO REDUCE UNDERCUTTING DURING MEMORY ARRAY FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09925721
|
Filing Dt:
|
08/09/2001
|
Title:
|
HIGH-RESISTANCE CONTACT DETECTION TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09927134
|
Filing Dt:
|
08/10/2001
|
Title:
|
PROCESS FOR TREATING ONO DIELECTRIC FILM OF A FLOATING GATE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09927863
|
Filing Dt:
|
08/10/2001
|
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES HAVING REDUCED DEFECTS, AND ARTICLES AND DEVICES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09928059
|
Filing Dt:
|
08/10/2001
|
Title:
|
DECODER APPARATUS AND METHODS FOR PRE-CHARGING BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09928355
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
SYSTEM LSI HAVING COMMUNICATION FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09928817
|
Filing Dt:
|
08/13/2001
|
Title:
|
SOFTWARE STRUCTURE METHODOLOGY DESCRIPTION OF PROGRAMMABLE PHASE-LOCKED LOOP DIE AND DEVICE PRESENTATION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09928818
|
Filing Dt:
|
08/13/2001
|
Title:
|
FAIL-SAFE ZERO DELAY BUFFER WITH AUTOMATIC INTERNAL REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09929829
|
Filing Dt:
|
08/13/2001
|
Title:
|
METHOD TO ELIMINATE INVERSE NARROW WIDTH EFFECT IN SMALL GEOMETRY MOS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
09929891
|
Filing Dt:
|
08/14/2001
|
Title:
|
PROGRAMMING ARCHITECTURE FOR A PROGRAMMABLE ANALOG SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09930021
|
Filing Dt:
|
08/14/2001
|
Title:
|
PROGRAMMING METHODOLOGY AND ARCHITECTURE FOR A PROGRAMMABLE ANALOG SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09932159
|
Filing Dt:
|
08/17/2001
|
Title:
|
ADJUSTMENT OF THRESHOLD VOLTAGES OF SELECTED NMOS AND PMOS TRANSISTORS USING FEWER MASKING STEPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
09933254
|
Filing Dt:
|
08/20/2001
|
Title:
|
METHOD FOR CIRCUIT RECOVERY FROM OVERSTRESS CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
09935017
|
Filing Dt:
|
08/21/2001
|
Title:
|
APPARATUS FOR OPTICALLY ISOLATING A USB PERIPHERAL FROM A USB HOST
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09935283
|
Filing Dt:
|
08/22/2001
|
Title:
|
CIRCUIT AND METHOD FOR TESTING PHYSICAL LAYER FUNCTIONS OF A COMMUNICATION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09935454
|
Filing Dt:
|
08/22/2001
|
Title:
|
METHOD AND APPARATUS FOR LOCAL AND GLOBAL POWER MANAGEMENT IN A PROGRAMMABLE ANALOG CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
09939076
|
Filing Dt:
|
08/24/2001
|
Title:
|
ARCHITECTURE,CIRCUITRY AND METHOD FOR CONTROLLING A SUBSYSTEM THROUGH A JTAG ACCESS PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
09939751
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
A SYSTEM FOR GENERATING A MAIN CLOCK FOM AN OSCILLATION SIGNAL BASED UPON A WAKEUP SIGNAL OF A PREDETERMINED CYCLE OR CONDITION OF THE OSCILLATION SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09940749
|
Filing Dt:
|
08/28/2001
|
Title:
|
METHOD AND APPARATUS FOR GENERATING SUPERSET PINOUT FOR DEVICES WITH HIGH-SPEED TRANSCEIVER CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09941352
|
Filing Dt:
|
08/29/2001
|
Title:
|
LAYOUT ARCHITECTURE TO OPTIMIZE PATH DELAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
09941370
|
Filing Dt:
|
08/28/2001
|
Title:
|
FLASH MEMORY DEVICE AND A METHOD OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
09943062
|
Filing Dt:
|
08/29/2001
|
Title:
|
APPARATUS AND METHOD FOR PROGRAMMABLE POWER MANAGEMENT IN A PROGRAMMABLE ANALOG CIRCUIT BLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09943149
|
Filing Dt:
|
08/30/2001
|
Title:
|
METHOD FOR PHASE LOCKING IN A PHASE LOCK LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
09943947
|
Filing Dt:
|
08/31/2001
|
Title:
|
CONFIGURABLE MATRIX ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09944234
|
Filing Dt:
|
08/31/2001
|
Title:
|
CMP PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09944874
|
Filing Dt:
|
08/31/2001
|
Title:
|
APPARATUS AND METHOD FOR COUPLING WITH COMPONENTS IN A SURFACE MOUNT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09950560
|
Filing Dt:
|
09/10/2001
|
Title:
|
FERROELECTRIC RANDOM ACCESS MEMORY CONFIGURABLE OUTPUT DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09951369
|
Filing Dt:
|
09/13/2001
|
Title:
|
PROGRAMMABLE LATCH THAT AVOIDS A NON-DESIRED OUTPUT STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
09951684
|
Filing Dt:
|
09/11/2001
|
Title:
|
HIGH PERFORMANCE CARRY CHAIN WITH REDUCED MACROCELL LOGIC AND FAST CARRY LOOKAHEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
09951685
|
Filing Dt:
|
09/11/2001
|
Title:
|
HIGH PERFORMANCE CARRY CHAIN WITH REDUCED MACROCELL LOGIC AND FAST CARRY LOOKHEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09953423
|
Filing Dt:
|
09/14/2001
|
Title:
|
CONFIGURABLE INPUT/OUTPUT INTERFACE FOR A MICROCONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09954382
|
Filing Dt:
|
09/12/2001
|
Title:
|
METHODS OF FILLING CONSTRAINED SPACES WITH INSULATING MATERIALS AND/OR OF FORMING CONTACT HOLES AND/OR CONTACTS IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09955865
|
Filing Dt:
|
09/19/2001
|
Title:
|
METHOD FOR CHARGE PUMP TRI-STATE AND POWER DOWN/UP SEQUENCE WITHOUT DISTURBING THE OUTPUT FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09957015
|
Filing Dt:
|
09/20/2001
|
Title:
|
HIGH SPEED FIFO SYNCHRONOUS PROGRAMMABLE FULL AND EMPTY FLAG GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09957084
|
Filing Dt:
|
09/19/2001
|
Title:
|
CRYSTAL-LESS OSCILLATOR CIRCUIT WITH TRIMMABLE ANALOG CURRENT CONTROL FOR INCREASED STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
09957587
|
Filing Dt:
|
09/20/2001
|
Title:
|
HIGH SPEED FIFO SYNCHRONOUS PROGRAMMABLE FULL AND EMPTY FLAG GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
09960519
|
Filing Dt:
|
09/24/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
MICROCOMPUTER WITH DEBUG SUPPORTING FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09960596
|
Filing Dt:
|
09/21/2001
|
Title:
|
ARBITER/PULSE DISCRIMINATOR CIRCUITS WITH IMPROVED METASTABLE FAILURE RATE BY DELAYED BALANCE POINT ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09963572
|
Filing Dt:
|
09/27/2001
|
Title:
|
METHOD AND SYSTEM FOR MEASURING THRESHOLD OF EPROM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09963632
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND FABRICATION PROCESS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09964716
|
Filing Dt:
|
09/26/2001
|
Title:
|
METHODS FOR PRODUCING HIGH RELIABILITY LEAD FRAME AND PACKAGING SEMICONDUCTOR DIE USING SUCH LEAD FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09964991
|
Filing Dt:
|
09/26/2001
|
Title:
|
BAND-GAP REFERENCE CIRCUIT FOR PROVIDING AN ACCURATE REFERENCE VOLTAGE COMPENSATED FOR PROCESS STATE, PROCESS VARIATIONS AND TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09965214
|
Filing Dt:
|
09/26/2001
|
Title:
|
METHODS FOR PLASTIC INJECTION MOLDING, WITH PARTICULAR APPLICABILITY IN FACILITATING USE OF HIGH DENSITY LEAD FRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09966626
|
Filing Dt:
|
09/28/2001
|
Title:
|
CIRCUIT FOR LOCKING AN OSCILLATOR TO A DATA STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09966702
|
Filing Dt:
|
09/28/2001
|
Title:
|
NITRIDE BARRIER LAYER FOR PROTECTION OF ONO STRUCTURE FROM TOP OXIDE LOSS IN A FABRICATION OF SONOS FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09966838
|
Filing Dt:
|
09/28/2001
|
Title:
|
METHOD AND APPARATUS FOR MASK AND/OR COUNTER ADDRESS REGISTERS READBACK ON THE ADRESS BUS IN SYNCHRONOUS SINGLE AND MULTI-PORT MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09966979
|
Filing Dt:
|
09/28/2001
|
Title:
|
FLEXIBLE CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09967260
|
Filing Dt:
|
09/28/2001
|
Title:
|
FLEXIBLE CONVERTER ROUTING APPARATUS, SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09968456
|
Filing Dt:
|
10/01/2001
|
Title:
|
SALICIDED GATE FOR VIRTUAL GROUND ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
09968519
|
Filing Dt:
|
10/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHOD OF CONSTRUCTING NETWORK TOPOLOGY AND INTERFACE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09969311
|
Filing Dt:
|
10/01/2001
|
Title:
|
METHOD FOR SYNCHRONIZING AND RESETTING CLOCK SIGNALS SUPPLIED TO MULTIPLE PROGRAMMABLE ANALOG BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
09969313
|
Filing Dt:
|
10/01/2001
|
Title:
|
ARCHITECTURE FOR SYNCHRONIZING AND RESETTING CLOCK SIGNALS SUPPLIED TO MULTIPLE PROGRAMMABLE ANALOG BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09969572
|
Filing Dt:
|
10/01/2001
|
Title:
|
FLASH MEMORY DEVICE WITH INCREASE OF EFFICIENCY DURING AN APDE (AUTOMATIC PROGRAM DISTURB AFTER ERASE) PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09969573
|
Filing Dt:
|
10/01/2001
|
Title:
|
FORMATION OF STI (SHALLOW TRENCH ISOLATION) STRUCTURES WITHIN CORE AND PERIPHERY AREAS OF FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09971483
|
Filing Dt:
|
10/05/2001
|
Title:
|
METHOD OF FABRICATING DOUBLE DENSED CORE GATES IN SONOS FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09972003
|
Filing Dt:
|
10/05/2001
|
Title:
|
TEST ARCHITECTURE FOR MICROCONTROLLER PROVIDING FOR A SERIAL COMMUNICATION INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09972131
|
Filing Dt:
|
10/05/2001
|
Title:
|
ACCURATE AND REALISTIC CORNER CHARACTERIZATION OF STANDARD CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
09972133
|
Filing Dt:
|
10/05/2001
|
Title:
|
METHOD FOR ENTERING CIRCUIT TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09972152
|
Filing Dt:
|
10/09/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH VARIABLE GAIN AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09972319
|
Filing Dt:
|
10/05/2001
|
Title:
|
METHOD FOR APPLYING INSTRUCTIONS TO MICROPROCESSOR IN TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09973131
|
Filing Dt:
|
10/09/2001
|
Title:
|
NON SELF-ALIGNED SHALLOW TRENCH ISOLATION PROCESS WITH DISPOSABLE SPACE TO DEFINE SUB-LITHOGRAPHIC POLY SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
09973260
|
Filing Dt:
|
10/09/2001
|
Title:
|
METHOD OF PROGRAMMING USB MICROCONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09973535
|
Filing Dt:
|
10/09/2001
|
Title:
|
ARCHITECTURE FOR DECIMATION ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09973743
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY CAPABLE OF BEING DRIVEN AT LOW VOLTAGE AND ITS MANUFACTURE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09973767
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
DIFFERENTIAL SIGNAL OUTPUT APPARATUS, SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS HAVING THE DIFFERENTIAL SIGNAL OUTPUT APPARATUS, AND DIFFERENTIAL SIGNAL TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
09975030
|
Filing Dt:
|
10/10/2001
|
Title:
|
EMULATOR CHIP/BOARD ARCHITECTURE AND INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
09975104
|
Filing Dt:
|
10/10/2001
|
Title:
|
CAPTURING TEST/EMULATION AND ENABLING REAL-TIME DEBUGGING USING AN FPGA FOR IN-CIRCUIT EMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
09975105
|
Filing Dt:
|
10/10/2001
|
Title:
|
HOST TO FPGA INTERFACE IN AN IN-CIRCUIT EMULATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09975256
|
Filing Dt:
|
10/12/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
METHOD FOR GROWING ULTRA THIN NITRIDED OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
09977111
|
Filing Dt:
|
10/11/2001
|
Title:
|
FREQUENCY DOUBLER CIRCUIT WITH TRIMMABLE CURRENT CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09981079
|
Filing Dt:
|
10/16/2001
|
Title:
|
PHASE-FREQUENCY DETECTOR AND CHARGE PUMP WITH FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09982525
|
Filing Dt:
|
10/17/2001
|
Title:
|
INTEGRATED SCHEME FOR SEMICONDUCTOR DEVICE VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09987628
|
Filing Dt:
|
11/15/2001
|
Title:
|
HIGH-SPEED DIFFERENTIAL PREAMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09989570
|
Filing Dt:
|
11/19/2001
|
Title:
|
METHOD FOR FACILITATING MICROCONTROLLER PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09989571
|
Filing Dt:
|
11/19/2001
|
Title:
|
METHOD FOR DESIGNING A CIRCUIT FOR PROGRAMMABLE MICROCONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09989574
|
Filing Dt:
|
11/19/2001
|
Title:
|
METHOD AND SYSTEM FOR USING A GRAPHICS USER INTERFACE FOR PROGRAMMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09989761
|
Filing Dt:
|
11/19/2001
|
Title:
|
STORING OF GLOBAL PARAMETER DEFAULTS AND USING THEM OVER TWO OR MORE DESIGN PROJECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
09989762
|
Filing Dt:
|
11/19/2001
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING NEXT PLACEMENTS AND PRUNING OF DISALLOWED PLACEMENTS FOR PROGRAMMING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
09989765
|
Filing Dt:
|
11/19/2001
|
Title:
|
USER INTERFACE FOR EFFICIENTLY BROWSING AN ELECTRONIC DOCUMENT USING DATA-DRIVEN TABS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09989775
|
Filing Dt:
|
11/19/2001
|
Title:
|
USER DEFINED NAMES FOR REGISTERS IN MEMORY BANKS DERIVED FROM CONFIGURATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
09989777
|
Filing Dt:
|
11/19/2001
|
Title:
|
SLEEP AND STALL IN AN IN-CIRCUIT EMULATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09989781
|
Filing Dt:
|
11/19/2001
|
Title:
|
SYSTEM AND METHOD FOR DECOUPLING AND ITERATING RESOURCES ASSOCIATED WITH A MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
09989808
|
Filing Dt:
|
11/19/2001
|
Title:
|
AUTOMATIC GENERATION OF APPLICATION PROGRAM INTERFACES, SOURCE CODE, INTERRUPTS, AND DATASHEETS FOR MICROCONTROLLER PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
09989812
|
Filing Dt:
|
11/19/2001
|
Title:
|
EXTERNAL POWER DETECT AND SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09989815
|
Filing Dt:
|
11/19/2001
|
Title:
|
DATA DRIVEN METHOD AND SYSTEM FOR MONITORING HARDWARE RESOURCE USAGE FOR PROGRAMMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09989816
|
Filing Dt:
|
11/19/2001
|
Title:
|
DATASHEET BROWSING AND CREATION WITH DATA-DRIVEN DATASHEET TABS WITHIN A MICROCONTROLLER DESIGN TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
09989817
|
Filing Dt:
|
11/19/2001
|
Title:
|
SYSTEM AND METHOD OF DYNAMICALLY RECONFIGURING A PROGRAMMABLE INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
09989819
|
Filing Dt:
|
11/19/2001
|
Title:
|
SYSTEM AND METHOD FOR CREATING A BOOT FILE UTILIZING A BOOT TEMPLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
09992076
|
Filing Dt:
|
11/13/2001
|
Title:
|
SYSTEM AND A METHOD FOR CHECKING LOCK-STEP CONSISTENCY BETWEEN AN IN CIRCUIT EMULATION AND A MICROCONTROLLER
|
|