|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
11189875
|
Filing Dt:
|
07/27/2005
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTING LAYER WITH IMPROVED GAP FILLING PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11189923
|
Filing Dt:
|
07/27/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
READ MODE FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11192562
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR SETTING INPUT TERMINALS FOR RECEIVING CONTROL INFORMATION IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11193220
|
Filing Dt:
|
07/29/2005
|
Title:
|
DYNAMIC DATA RATE USING MULTIPLICATIVE PN-CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11193391
|
Filing Dt:
|
08/01/2005
|
Title:
|
METHODS AND SYSTEMS FOR REDUCING THE THRESHOLD VOLTAGE DISTRIBUTION FOLLOWING A MEMORY CELL ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11193409
|
Filing Dt:
|
08/01/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPROVING MESA WIDTH IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11193872
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR WRITING DATA INTO SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11194007
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF GENERATING SENSE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11194023
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND WRITING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11194111
|
Filing Dt:
|
07/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR INITIALIZATION CONTROL IN A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11194449
|
Filing Dt:
|
08/02/2005
|
Title:
|
BACK-TO-BACK NPN/PNP PROTECTION DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
11194471
|
Filing Dt:
|
08/02/2005
|
Title:
|
MEMORY DEVICE WITH BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11195201
|
Filing Dt:
|
08/01/2005
|
Title:
|
SEMICONDUCTOR MEMORY WITH DATA RETENTION LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11196434
|
Filing Dt:
|
08/04/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
SONOS MEMORY CELL HAVING HIGH-K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
11200619
|
Filing Dt:
|
08/10/2005
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
PROVIDING HARDWARE INDEPENDENCE TO AUTOMATE CODE GENERATION OF PROCESSING DEVICE FIRMWARE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11201378
|
Filing Dt:
|
08/11/2005
|
Title:
|
VOID FREE INTERLAYER DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11201417
|
Filing Dt:
|
08/11/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
AMPLIFICATION CIRCUIT AND CONTROL METHOD OF AMPLIFICATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
11201627
|
Filing Dt:
|
08/10/2005
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
METHOD AND AN APPARATUS TO DESIGN A PROCESSING SYSTEM USING A GRAPHICAL USER INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
11201922
|
Filing Dt:
|
08/10/2005
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
DESIGN MODEL FOR A HARDWARE DEVICE-INDEPENDENT METHOD OF DEFINING EMBEDDED FIRMWARE FOR PROGRAMMABLE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11201985
|
Filing Dt:
|
08/11/2005
|
Title:
|
DELAY-LOCKED LOOP WITH REDUCED SUSCEPTIBILITY TO FALSE LOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11206373
|
Filing Dt:
|
08/17/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD FOR PROVIDING PACKET FRAMING IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11207399
|
Filing Dt:
|
08/18/2005
|
Title:
|
APPARATUS AND METHOD FOR CONFIGURABLE DEVICE PINS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11207935
|
Filing Dt:
|
08/22/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND ENTRY INTO TEST MODE WITHOUT USE OF UNNECESSARY TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11211509
|
Filing Dt:
|
08/26/2005
|
Title:
|
MEMORY CELL DUAL POCKET IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11212850
|
Filing Dt:
|
08/29/2005
|
Title:
|
FLASH MEMORY DEVICE HAVING IMPROVED PROGRAM RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11214630
|
Filing Dt:
|
08/30/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
CARRIER STRUCTURE FOR STACKED-TYPE SEMICONDUCTOR DEVICE, METHOD OF PRODUCING THE SAME, AND METHOD OF FABRICATING STACKED-TYPE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11215246
|
Filing Dt:
|
08/30/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
EXPOSURE SYSTEM, SEMICONDUCTOR DEVICE, AND METHOD FOR FABRICATING THE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11215278
|
Filing Dt:
|
08/30/2005
|
Title:
|
SCAN TESTING OF INTEGRATED CIRCUITS WITH HIGH-SPEED SERIAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11215850
|
Filing Dt:
|
08/30/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE, AND CONTROL METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11215889
|
Filing Dt:
|
08/30/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE AND ERASING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11216000
|
Filing Dt:
|
09/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
VARIABLE CAPACITY CIRCUIT AND CONTROL METHOD OF VARIABLE CAPACITY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
11217459
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
SPREAD SPECTRUM CLOCK GENERATION CIRCUIT, JITTER GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11220141
|
Filing Dt:
|
09/06/2005
|
Title:
|
ATTRIBUTE-BASED INDEXERS FOR DEVICE OBJECT LISTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11222546
|
Filing Dt:
|
09/08/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
COMPRESSED REPORT DESCRIPTORS FOR USB DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11223389
|
Filing Dt:
|
09/09/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
SIGNAL PROCESSING CIRCUIT AND METHOD USING ANALOG VOLTAGE SIGNAL TO PULSE WIDTH MODULATION CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11225188
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
OPERATIONAL AMPLIFIER AND METHOD FOR CANCELING OFFSET VOLTAGE OF OPERATIONAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11227603
|
Filing Dt:
|
09/15/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE COMPRISING ONE OR MORE INJECTING BILAYER ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11227657
|
Filing Dt:
|
09/14/2005
|
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR DEVICES AND CONTACTS TO SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11228777
|
Filing Dt:
|
09/16/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE USING READ DATA BUS FOR WRITING DATA DURING HIGH-SPEED WRITING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11228842
|
Filing Dt:
|
09/16/2005
|
Title:
|
MEMORY DEVICES WITH ACTIVE AND PASSIVE DOPED SOL-GEL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11228975
|
Filing Dt:
|
09/16/2005
|
Title:
|
MEMORY DEVICES WITH ACTIVE AND PASSIVE LAYERS HAVING MULTIPLE SELF-ASSEMBLED SUBLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11228976
|
Filing Dt:
|
09/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR CONTROLLING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11229519
|
Filing Dt:
|
09/20/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
MULTI-BIT FLASH MEMORY DEVICE HAVING IMPROVED PROGRAM RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11229527
|
Filing Dt:
|
09/20/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
HIGH PERFORMANCE FLASH MEMORY DEVICE CAPABLE OF HIGH DENSITY DATA STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
11229529
|
Filing Dt:
|
09/20/2005
|
Title:
|
Flash memory programming with data dependent control of source lines
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11229530
|
Filing Dt:
|
09/20/2005
|
Title:
|
CHARGE SHARING TECHNIQUE DURING FLASH MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11229667
|
Filing Dt:
|
09/20/2005
|
Title:
|
FLASH MEMORY PROGRAMMING POWER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11230719
|
Filing Dt:
|
09/19/2005
|
Title:
|
SCAN METHOD AND TOPOLOGY FOR CAPACITIVE SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11233959
|
Filing Dt:
|
09/23/2005
|
Title:
|
SILICON CONTROLLED RECTIFIER ELECTROSTATIC DISCHARGE CLAMP FOR A HIGH VOLTAGE LATERALLY DIFFUSED MOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11233963
|
Filing Dt:
|
09/23/2005
|
Title:
|
PHASE-LOCKED LOOP (PLL) DEVICE AND METHOD FOR ENTERING A TEST MODE WITHOUT A DEDICATED TEST PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11234255
|
Filing Dt:
|
09/23/2005
|
Title:
|
CIRCUITS PROVIDING ESD PROTECTION TO HIGH VOLTAGE LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR (LDMOS) TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11234429
|
Filing Dt:
|
09/23/2005
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
ONE TIME PROGRAMMABLE LATCH AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11234647
|
Filing Dt:
|
09/23/2005
|
Title:
|
METHOD AND DEVICE FOR IMPROVED DATA VALID WINDOW IN RESPONSE TO TEMPERATURE VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11235900
|
Filing Dt:
|
09/27/2005
|
Title:
|
A TEST SYSTEM HAVING A MASTER/SLAVE JTAG CONTROLLER.
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11237378
|
Filing Dt:
|
09/27/2005
|
Title:
|
SINGLE LATE-WRITE FOR STANDARD SYNCHRONOUS SRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11237591
|
Filing Dt:
|
09/27/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11238763
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
ANTIFUSE CIRCUIT WITH DYNAMIC CURRENT LIMITER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11238814
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
ANTIFUSE CIRCUIT WITH CURRENT REGULATOR FOR CONTROLLING PROGRAMMING CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11240908
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
SIMPLIFIED UNIVERSAL SERIAL BUS (USB) HUB ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
11240936
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
METHOD FOR PAIRING 1-WAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11241078
|
Filing Dt:
|
09/30/2005
|
Title:
|
VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11242215
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
DIGITAL DATA TRANSFER BETWEEN DIFFERENT CLOCK DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11242773
|
Filing Dt:
|
10/04/2005
|
Title:
|
RELIABLE AND SCALABLE VIRTUAL GROUND MEMORY ARRAY FORMED WITH REDUCED THERMAL CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11243752
|
Filing Dt:
|
10/04/2005
|
Title:
|
SEMICONDUCTOR MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11244166
|
Filing Dt:
|
10/06/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11245272
|
Filing Dt:
|
10/05/2005
|
Title:
|
TIME DIVISION MULTIPLEXING PROTOCOL FOR WIRELESS NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11246361
|
Filing Dt:
|
10/07/2005
|
Title:
|
LOW COST THERMALLY ENHANCED SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11247328
|
Filing Dt:
|
10/12/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11247945
|
Filing Dt:
|
10/11/2005
|
Title:
|
MEMORY CIRCUITS HAVING DIFFERENT WORD LINE DRIVING CIRCUIT CONFIGURATIONS ALONG A COMMON GLOBAL WORD LINE AND METHODS FOR DESIGNING SUCH CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11250913
|
Filing Dt:
|
10/14/2005
|
Title:
|
VOLTAGE SUPPLY CIRCUIT FOR MEMORY ARRAY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11251999
|
Filing Dt:
|
10/17/2005
|
Title:
|
STACKED ORGANIC MEMORY DEVICES AND METHODS OF OPERATING AND FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11252933
|
Filing Dt:
|
10/18/2005
|
Title:
|
CMP PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11253521
|
Filing Dt:
|
10/18/2005
|
Title:
|
MEMORY ARRAY TESTER INFORMATION PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11254769
|
Filing Dt:
|
10/21/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
BIT LINE IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11256184
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
TRIPLE LAYER ANTI-REFLECTIVE HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11256558
|
Filing Dt:
|
10/21/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROCESSING AN ORGANIC MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11256807
|
Filing Dt:
|
10/24/2005
|
Title:
|
METHOD OF FULL SEMICONDUCTOR CHIP TIMING CLOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11258209
|
Filing Dt:
|
10/26/2005
|
Title:
|
ISOLATION REGION BIRD'S BEAK SUPPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11259873
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR SETTING OPERATIONAL INFORMATION OF A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11260176
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
BAND GAP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11261166
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
FREQUENCY OFFSET AND METHOD OF OFFSETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11261176
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11261316
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
TWO-DIMENSIONAL MOTION SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11261743
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR CONTROLLING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11262412
|
Filing Dt:
|
10/28/2005
|
Title:
|
MEMORY DEVICE, CURRENT SENSE AMPLIFIER, AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11262651
|
Filing Dt:
|
10/31/2005
|
Title:
|
MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11264194
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11267152
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
CLOCK GENERATING CIRCUIT AND CLOCK GENERATING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11268025
|
Filing Dt:
|
11/07/2005
|
Title:
|
METHOD OF INCREASING ERASE SPEED IN MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11268898
|
Filing Dt:
|
11/08/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SIGNAL PROCESSING METHOD FOR USE WITH AN OPTICAL NAVIGATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11271039
|
Filing Dt:
|
11/12/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
SIGNAL PROCESSING CIRCUIT AND METHOD FOR USE WITH AN OPTICAL NAVIGATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11273025
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
SUCCESSIVE APPROXIMATION A/D CONVERTER PROVIDED WITH A SAMPLE-HOLD AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11273708
|
Filing Dt:
|
11/14/2005
|
Title:
|
CAPACITANCE SENSOR USING RELAXATION OSCILLATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11273825
|
Filing Dt:
|
11/15/2005
|
Title:
|
OVER-VOLTAGE TOLERANT INPUT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11274645
|
Filing Dt:
|
11/15/2005
|
Title:
|
SYSTEM AND METHOD FOR MEASURING THE TEMPERATURE OF A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
11277008
|
Filing Dt:
|
03/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
MEMORY CELL SYSTEM USING SILICON-RICH NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11277185
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
REGULATED CAPACITIVE LOADING AND GAIN CONTROL OF A CRYSTAL OSCILLATOR DURING STARTUP AND STEADY STATE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11278822
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
CONTROL CIRCUIT HAVING ERROR AMPLIFIER FOR DC-DC CONVERTER AND CONTROL METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11279927
|
Filing Dt:
|
04/17/2006
|
Title:
|
SYSTEM AND METHOD FOR RECOVERING A CLOCK USING A REDUCED RATE LINEAR PHASE DETECTOR AND VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11280830
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
DENSE MULTI-AXIS ARRAY FOR MOTION SENSING
|
|