|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
14066431
|
Filing Dt:
|
10/29/2013
|
|
Title:
|
FLASH MEMORY DEVICES AND SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14066522
|
Filing Dt:
|
10/29/2013
|
|
Title:
|
MEMORY DEVICES AND SYSTEMS INCLUDING CACHE DEVICES FOR MEMORY MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
14067717
|
Filing Dt:
|
10/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14068652
|
Filing Dt:
|
10/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
EXECUTION HISTORY TRACING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14069979
|
Filing Dt:
|
11/01/2013
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
POWER SUPPLY DEVICE, CONTROL CIRCUIT, ELECTRONIC DEVICE AND CONTROL METHOD FOR POWER SUPPLY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14076415
|
Filing Dt:
|
11/11/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
Memory Device with Charge Trap
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14076706
|
Filing Dt:
|
11/11/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
Multi-Chip Module and Method of Manufacture
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14077971
|
Filing Dt:
|
11/12/2013
|
|
Title:
|
AUTHENTICATING FERROELECTRIC RANDOM ACCESS MEMORY (F-RAM) DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14080844
|
Filing Dt:
|
11/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT, OPERATING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT, AND DEBUG SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14081987
|
Filing Dt:
|
11/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14085013
|
Filing Dt:
|
11/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
|
Title:
|
SIGNAL PROCESSOR AND COMMUNICATION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2017
|
Application #:
|
14089048
|
Filing Dt:
|
11/25/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
Voltage Adjustment Circuit and Display Device Driving Circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14091470
|
Filing Dt:
|
11/27/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
PROCESSOR SYSTEM OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14092554
|
Filing Dt:
|
11/27/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
|
Title:
|
AUTO RESUME OF IRREGULAR ERASE STOPPAGE OF A MEMORY SECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14093703
|
Filing Dt:
|
12/02/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
|
Title:
|
GENERATION OF WAKE-UP WORDS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14095150
|
Filing Dt:
|
12/03/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
|
Title:
|
Reduction of Charging Induced Damage in Photolithography Wet Process
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
14095902
|
Filing Dt:
|
12/03/2013
|
|
Title:
|
METHOD AND APPARATUS FOR CALCULATING COORDINATES WITH HIGH NOISE IMMUNITY IN TOUCH APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14095930
|
Filing Dt:
|
12/03/2013
|
|
Title:
|
DETERMINING FORCES OF CONTACTS BETWEEN STYLUSES AND OBJECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
14096978
|
Filing Dt:
|
12/04/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
ATTENUATOR CIRCUIT OF A CAPACITANCE-SENSING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14097126
|
Filing Dt:
|
12/04/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
UNIFORM SIGNALS FROM NON-UNIFORM PATTERNS OF ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14097138
|
Filing Dt:
|
12/04/2013
|
|
Title:
|
HIGH RESOLUTION CAPACITANCE TO CODE CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
14098057
|
Filing Dt:
|
12/05/2013
|
|
Title:
|
INTERLEAVING SENSE ELEMENTS OF A CAPACITIVE-SENSE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14099340
|
Filing Dt:
|
12/06/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR STAGGERED START-UP OF A PREDEFINED, RANDOM OR DYNAMIC NUMBER OF FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14100673
|
Filing Dt:
|
12/09/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
|
Title:
|
SCATTERING BAR OPTIMIZATION APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14102446
|
Filing Dt:
|
12/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
|
Title:
|
Memory Device Interconnects and Method of Manufacture
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14102450
|
Filing Dt:
|
12/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
|
Title:
|
Memory Device Interconnects and Method of Manufacture
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14105041
|
Filing Dt:
|
12/12/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
|
Title:
|
SONOS TYPE STACKS FOR NONVOLATILE CHANGETRAP MEMORY DEVICES AND METHODS TO FORM THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14107729
|
Filing Dt:
|
12/16/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
Output Voltage Controller, Electronic Device, and Output Voltage Control Method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14107871
|
Filing Dt:
|
12/16/2013
|
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
|
Title:
|
CAPACITANCE SENSING CIRCUITS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14108780
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
|
Title:
|
PROCESS FOR FORMING EDGE WORDLINE IMPLANTS ADJACENT EDGE WORDLINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14108967
|
Filing Dt:
|
12/17/2013
|
|
Title:
|
METHOD OF FORMING DRAIN EXTENDED MOS TRANSISTORS FOR HIGH VOLTAGE CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14109045
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
METHODS OF FABRICATING AN F-RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14109157
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
|
Title:
|
HTO OFFSET FOR LONG LEFFECTIVE, BETTER DEVICE PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14109464
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14109571
|
Filing Dt:
|
12/17/2013
|
|
Title:
|
Apparatus and method for recognizing a tap gesture on a touch sensing device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14132422
|
Filing Dt:
|
12/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
|
Title:
|
INCREASING LITHOGRAPHIC DEPTH OF FOCUS WINDOW USING WAFER TOPOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14132430
|
Filing Dt:
|
12/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
|
Title:
|
PARTIAL LOCAL SELF BOOSTING FOR NAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
14133359
|
Filing Dt:
|
12/18/2013
|
|
Title:
|
SERIAL DATA INTERMEDIARY DEVICE, AND RELATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
14134406
|
Filing Dt:
|
12/19/2013
|
|
Title:
|
INJECTED TOUCH NOISE ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14135863
|
Filing Dt:
|
12/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
|
Title:
|
CT-NOR DIFFERENTIAL BITLINE SENSING ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14136358
|
Filing Dt:
|
12/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
|
Title:
|
GATE FORMATION MEMORY BY PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14136977
|
Filing Dt:
|
12/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14137020
|
Filing Dt:
|
12/20/2013
|
|
Title:
|
CONTACT IDENTIFICATION AND TRACKING ON A CAPACITANCE SENSING ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14137203
|
Filing Dt:
|
12/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
|
Title:
|
DC-DC Converter With Adaptive Phase Compensation Controller
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14137426
|
Filing Dt:
|
12/20/2013
|
|
Title:
|
OFFSET SENSOR PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
14137635
|
Filing Dt:
|
12/20/2013
|
|
Title:
|
SIGNAL PATH AWARE ROUTING OF SUPPLY VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14140909
|
Filing Dt:
|
12/26/2013
|
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
|
Title:
|
Touch Identification for Multi-Touch Technology
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14143317
|
Filing Dt:
|
12/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
|
Title:
|
Formation of Gate Sidewall Structure
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14149521
|
Filing Dt:
|
01/07/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
|
Title:
|
INTEGRATING TRANSISTORS WITH DIFFERENT POLY-SILICON HEIGHTS ON THE SAME DIE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14149628
|
Filing Dt:
|
01/07/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
|
Title:
|
MULTI-LAYER INTER-GATE DIELECTRIC STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14150627
|
Filing Dt:
|
01/08/2014
|
|
Title:
|
ON-CHIP CALIBRATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14152882
|
Filing Dt:
|
01/10/2014
|
|
Title:
|
Capacitive Touch Screen
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14153900
|
Filing Dt:
|
01/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
|
Title:
|
ELECTRICALLY PROGRAMMABLE AND ERASEABLE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
14153996
|
Filing Dt:
|
01/13/2014
|
|
Title:
|
FINGER GESTURE RECOGNITION FOR TOUCH SENSING SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14159315
|
Filing Dt:
|
01/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
MEMORY TRANSISTOR WITH MULTIPLE CHARGE STORING LAYERS AND A HIGH WORK FUNCTION GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14166608
|
Filing Dt:
|
01/28/2014
|
|
Title:
|
NITRIDATION OXIDATION OF TUNNELING LAYER FOR IMPROVED SONOS SPEED AND RETENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14167845
|
Filing Dt:
|
01/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR MANUFACTURING SELF-ALIGNED STI WITH SINGLE POLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14169549
|
Filing Dt:
|
01/31/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
|
Title:
|
PARALLEL BITLINE NONVOLATILE MEMORY EMPLOYING CHANNEL-BASED PROCESSING TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
14171312
|
Filing Dt:
|
02/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
|
Title:
|
NON-VOLATILE FINFET MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14172775
|
Filing Dt:
|
02/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
OXIDE-NITRIDE-OXIDE STACK HAVING MULTIPLE OXYNITRIDE LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14179316
|
Filing Dt:
|
02/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
|
Title:
|
GATE FRINGING EFFECT BASED CHANNEL FORMATION FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14180444
|
Filing Dt:
|
02/14/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
|
Title:
|
AUTHENTICATED MEMORY AND CONTROLLER SLAVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14184191
|
Filing Dt:
|
02/19/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ELEMENT SEPARATION REGION FORMED FROM A RECESS-FREE TRENCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
14188048
|
Filing Dt:
|
02/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
|
Title:
|
MEMORY SUBSYSTEM WITH WRAPPED-TO-CONTINUOUS READ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14199837
|
Filing Dt:
|
03/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
|
Title:
|
Memory Access Bases on Erase Cycle Time
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14201456
|
Filing Dt:
|
03/07/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
|
Title:
|
METHOD OF INTEGRATING A CHARGE-TRAPPING GATE STACK INTO A CMOS FLOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14201520
|
Filing Dt:
|
03/07/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
Method and Apparatus for Identification of Touch Panels
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14203145
|
Filing Dt:
|
03/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
METHODS AND CIRCUITS FOR MEASURING MUTUAL AND SELF CAPACITANCE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14204373
|
Filing Dt:
|
03/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
|
Title:
|
SELF-ALIGNED DOUBLE PATTERNING FOR MEMORY AND OTHER MICROELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14204440
|
Filing Dt:
|
03/11/2014
|
|
Title:
|
COMPUTER-ASSISTED ROUTER FOR A PROGRAMMABLE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14207303
|
Filing Dt:
|
03/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
|
Title:
|
BURIED TRENCH ISOLATION IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14215468
|
Filing Dt:
|
03/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
|
Title:
|
CONVEX SHAPED THIN-FILM TRANSISTOR DEVICE HAVING ELONGATED CHANNEL OVER INSULATING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14216589
|
Filing Dt:
|
03/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
|
Title:
|
Method to Reduce Program Disturbs in Non-Volatile Memory Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14218169
|
Filing Dt:
|
03/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2014
| | | | |
|
Title:
|
DEBUG CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14220628
|
Filing Dt:
|
03/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
|
Title:
|
CONTROL CIRCUIT OF STEP-DOWN DC-DC CONVERTER, CONTROL CIRCUIT OF STEP-UP DC-DC CONVERTER AND STEP-UP/STEP-DOWN DC-DC CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
14221011
|
Filing Dt:
|
03/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
Node System and Supervisory Node
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14222227
|
Filing Dt:
|
03/21/2014
|
|
Title:
|
INPUT/OUTPUT MULTIPLEXER BUS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14222258
|
Filing Dt:
|
03/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
|
Title:
|
SWITCHABLE MEMORY DIODES BASED ON FERROELECTRIC/CONJUUGATED POLYMER HETEROSTRUCTURES AND/OR THEIR COMPOSITES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14222399
|
Filing Dt:
|
03/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
SYSTEM WITH MEMORY HAVING VOLTAGE APPLYING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14222446
|
Filing Dt:
|
03/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
|
Title:
|
CONTACT CONFIGURATION FOR UNDERTAKING TESTS ON CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14222904
|
Filing Dt:
|
03/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
|
Title:
|
METHOD OF FABRICATING A FERROELECTRIC CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
14224854
|
Filing Dt:
|
03/25/2014
|
|
Title:
|
DETECT AND DIFFERENTIATE TOUCHES FROM DIFFERENT SIZE CONDUCTIVE OBJECTS ON A CAPACITIVE BUTTON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
14225152
|
Filing Dt:
|
03/25/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
NONVOLATILE CHARGE TRAP MEMORY DEVICE HAVING A DEUTERATED LAYER IN A MULTI-LAYER CHARGE-TRAPPING REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14226660
|
Filing Dt:
|
03/26/2014
|
|
Title:
|
WATER REJECTION AND WET FINGER TRACKING ALGORITHMS FOR TRUETOUCH PANELS AND SELF CAPACITANCE TOUCH SENSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14227021
|
Filing Dt:
|
03/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
|
Title:
|
STYLUS TIP SHAPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14228899
|
Filing Dt:
|
03/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
|
Title:
|
MULTI-CHANNEL, MULTI-BANK MEMORY WITH WIDE DATA INPUT/OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14229069
|
Filing Dt:
|
03/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
|
Title:
|
DEUTERATED FILM ENCAPSULATION OF NONVOLATILE CHARGE TRAP MEMORY DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14229524
|
Filing Dt:
|
03/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
|
Title:
|
TOUCH SENSOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
14229594
|
Filing Dt:
|
03/28/2014
|
|
Title:
|
INTEGRATION OF A MEMORY TRANSISTOR INTO HIGH-K, METAL GATE CMOS PROCESS FLOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14229765
|
Filing Dt:
|
03/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
|
Title:
|
MULTI-CHANNEL PHYSICAL INTERFACES AND METHODS FOR STATIC RANDOM ACCESS MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
14229908
|
Filing Dt:
|
03/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
|
Title:
|
MEMORY CELL ARRAY LATCHUP PREVENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14250113
|
Filing Dt:
|
04/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
|
Title:
|
MEMORY BUFFERING SYSTEM THAT IMPROVES READ/WRITE PERFORMANCE AND PROVIDES LOW LATENCY FOR MOBILE SYSTEMS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14251448
|
Filing Dt:
|
04/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
|
Title:
|
continuous erase control circuit
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14253056
|
Filing Dt:
|
04/15/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
|
Title:
|
OPERATING SYSTEM BASED DRAM AND FLASH MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2018
|
Application #:
|
14254237
|
Filing Dt:
|
04/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
|
Title:
|
FLASH MEMORY CELLS HAVING TRENCHED STORAGE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14258076
|
Filing Dt:
|
04/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
|
Title:
|
DATA PATTERN ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
14258905
|
Filing Dt:
|
04/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
DIGITAL DRIVING CIRCUITS, METHODS AND SYSTEMS FOR DISPLAY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14258950
|
Filing Dt:
|
04/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
ACCESS METHODS AND CIRCUITS FOR MEMORY DEVICES HAVING MULTIPLE BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14262614
|
Filing Dt:
|
04/25/2014
|
|
Title:
|
CHARGE BALANCING CONVERTER USING A PASSIVE INTEGRATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14265129
|
Filing Dt:
|
04/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
SONOS STACK WITH SPLIT NITRIDE MEMORY LAYER
|
|
