Total properties:
94
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1991
|
Application #:
|
06793186
|
Filing Dt:
|
10/31/1985
|
Title:
|
METHOD OF MAKING FERROELECTRIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1989
|
Application #:
|
07013746
|
Filing Dt:
|
02/12/1987
|
Title:
|
SELF RESTORING FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1989
|
Application #:
|
07069389
|
Filing Dt:
|
07/02/1987
|
Title:
|
DATA STORAGE DEVICE AND METHOD OF USING A FERROELOCTRIC CAPACITANCE DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07069390
|
Filing Dt:
|
07/02/1987
|
Title:
|
METHOD OF OPERATING A MEMORY CELL WITH VOLATILE AND NON-VOLATILE PORTIONS HAVING FERROELECTRIC CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1990
|
Application #:
|
07184996
|
Filing Dt:
|
04/22/1988
|
Title:
|
FERROELECTRIC RETENTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1989
|
Application #:
|
07243414
|
Filing Dt:
|
09/12/1988
|
Title:
|
NON-VOLATILE MEMORY CELL AND SENSING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1990
|
Application #:
|
07292776
|
Filing Dt:
|
01/03/1989
|
Title:
|
ONE TRANSISTOR MEMORY CELL WITH PROGRAMMABLE CAPACITANCE DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/1990
|
Application #:
|
07292818
|
Filing Dt:
|
01/03/1989
|
Title:
|
SRAM WITH PROGRAMMABLE CAPACITANCE DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/1990
|
Application #:
|
07292891
|
Filing Dt:
|
01/03/1989
|
Title:
|
DRAM WITH PROGRAMMABLE CAPACITANCE DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1991
|
Application #:
|
07368668
|
Filing Dt:
|
06/20/1989
|
Title:
|
MULTILAYER ELECTRODES FOR INTEGRATED CIRCUIT CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1993
|
Application #:
|
07763371
|
Filing Dt:
|
11/27/1991
|
Title:
|
MONOLITHIC SEMICONDUCTOR INTEGRATED CIRCUIT FERROELECTRIC MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1994
|
Application #:
|
07788547
|
Filing Dt:
|
11/06/1991
|
Title:
|
STRUCTURE OF HIGH DIELECTRIC CONSTANT METAL/ DIELECTRIC/SEMICONDUCTOR CAPACITOR FOR USE AS THE STORAGE CAPACITOR IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1994
|
Application #:
|
07977825
|
Filing Dt:
|
11/17/1992
|
Title:
|
NON-VOLATILE FERROELECTRIC MEMORY WITH FOLDED BIT LINES AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1994
|
Application #:
|
08064746
|
Filing Dt:
|
05/19/1993
|
Title:
|
OZONE GAS PROCESSING FOR FERROELECTRIC MEMORY CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
08083883
|
Filing Dt:
|
06/24/1993
|
Title:
|
FERROELECTRIC-BASED RAM SENSING SCHEME INCLUDING BIT-LINE CAPACITANCE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08093790
|
Filing Dt:
|
07/19/1993
|
Title:
|
FERROELECTRID MEMORY DEVICE WITH CAPACITOR ELECTRODE IN DIRECT CONTACT WITH SOURCE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
08139340
|
Filing Dt:
|
10/19/1993
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A FERROELECTRIC FILM IN A THROUGH-HOLE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08200216
|
Filing Dt:
|
02/23/1994
|
Title:
|
FERROELECTRIC CAPACITOR RENEWAL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1995
|
Application #:
|
08212495
|
Filing Dt:
|
03/11/1994
|
Title:
|
PASSIVATION METHOD AND STRUCTURE FOR A FERROELECTRIC INTEGRATED CIRCUIT USING HARD CERAMIC MATERIALS OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08238802
|
Filing Dt:
|
05/06/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A TRANSISTOR, A FERROELECTRIC CAPACITOR AND A HYDROGEN BARRIER FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08257954
|
Filing Dt:
|
06/10/1994
|
Title:
|
STACKED FERROELECTRIC MEMORY CELL AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08303134
|
Filing Dt:
|
09/08/1994
|
Title:
|
SEMICONDUCTOR DEVICE WITH A CONDUCTIVE REACTION-PREVENTING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08306686
|
Filing Dt:
|
09/16/1994
|
Title:
|
VOLTAGE REFERENCE FOR A FERROELECTRIC 1T/1C BASED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08394467
|
Filing Dt:
|
02/27/1995
|
Title:
|
PASSIVATION METHOD AND STRUCTURE USING HARD CERAMIC MATERIALS OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08420293
|
Filing Dt:
|
04/10/1995
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING A COMPENSATION OF A FERROELECTRIC CAPACITOR BY MULTIPLE PULSING OF THE PLATE LINE FOLLOWING A WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08420752
|
Filing Dt:
|
04/12/1995
|
Title:
|
FERROELECTRIC MEMORY SENSING SCHEME USING BIT LINES PRECHARGED TO A LOGIC ONE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08468861
|
Filing Dt:
|
06/06/1995
|
Title:
|
LOW LOSS, REGULATED CHARGE PUMP WITH INTEGRATED FERROELECTRIC CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08515558
|
Filing Dt:
|
08/16/1995
|
Title:
|
FERROELECTRIC NONVOLATILE RANDOM ACCESS MEMORY UTILIZING SELF-BOOTSTRAPPING PLATE LINE SEGMENT DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08527175
|
Filing Dt:
|
09/11/1995
|
Title:
|
METHOD FOR MAKING A FERROELECTRRIC MEMORY CELL WITH A FERROELECTRIC CAPACITOR OVERLYING A MEMORY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08616856
|
Filing Dt:
|
03/15/1996
|
Title:
|
USE OF CALCIUM AND STRONTIUM DOPANTS TO IMPROVE RETENTION PERFORMANCE IN A PZT FERROELECTRIC FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08616913
|
Filing Dt:
|
03/15/1996
|
Title:
|
METHOD OF MEASURING RETENTION PERFORMANCE AND IMPRINT DEGRADATION OF FERROELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08618884
|
Filing Dt:
|
03/20/1996
|
Title:
|
IRIDIUM OXIDE LOCAL INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08620799
|
Filing Dt:
|
03/28/1996
|
Title:
|
BOOTSTRAPPING CIRCUIT UTILIZING A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08634445
|
Filing Dt:
|
04/18/1996
|
Title:
|
VOLTAGE REFERENCE FOR A FERROELECTRIC 1T/IC BASED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08663032
|
Filing Dt:
|
06/07/1996
|
Title:
|
LOW VOLTAGE BOOTSTRAPPING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08691132
|
Filing Dt:
|
08/01/1996
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING COMPENSATION OF A FERROELECTRIC CAPACITOR BY MULTIPLE PULSING OF THE PLATE LINE FOLLOWING A WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08700076
|
Filing Dt:
|
08/20/1996
|
Title:
|
COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08702363
|
Filing Dt:
|
08/23/1996
|
Title:
|
BANDGAP REFERENCE BASED POWER-ON DETECT CIRCUIT INCLUDING A SUPRESSION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08723367
|
Filing Dt:
|
09/30/1996
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08728740
|
Filing Dt:
|
10/11/1996
|
Title:
|
PARTIALLY OR COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08734802
|
Filing Dt:
|
10/21/1996
|
Title:
|
DATA PROCESSOR INCORPORATING A FERROELECTRIC MEMORY ARRAY SELECTABLY CONFIGURABLE AS READ/WRITE AND READ ONLY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08828157
|
Filing Dt:
|
03/27/1997
|
Title:
|
PARTIALLY OR COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08853527
|
Filing Dt:
|
05/09/1997
|
Title:
|
DUAL-LEVEL METALIZATION METHOD FOR INTEGRATED CIRCUIT FERROELECTRIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08861674
|
Filing Dt:
|
05/22/1997
|
Title:
|
USE OF CALCIUM AND STRONTIUM DOPANTS TO IMPROVE RETENTION PERFORMANCE IN A PZT FERROELECTRIC FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
08896684
|
Filing Dt:
|
07/18/1997
|
Title:
|
MULTI-LAYER APPROACH FOR OPTIMIZING FERROELECTRIC FILM PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08915054
|
Filing Dt:
|
08/20/1997
|
Title:
|
VOLTAGE BOOST CIRCUIT AND OPERATION THEREOF AT LOW POWER SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08970448
|
Filing Dt:
|
11/14/1997
|
Title:
|
PLATE LINE SEGMENTATION IN A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08970452
|
Filing Dt:
|
11/14/1997
|
Title:
|
REFERENCE CELL FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08970453
|
Filing Dt:
|
11/14/1997
|
Title:
|
SENSING METHODOLOGY FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08970454
|
Filing Dt:
|
11/14/1997
|
Title:
|
COLUMN DECODER CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08970518
|
Filing Dt:
|
11/14/1997
|
Title:
|
REFERENCE CELL CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08970519
|
Filing Dt:
|
11/14/1997
|
Title:
|
SENSE AMPLIFIER CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08970520
|
Filing Dt:
|
11/14/1997
|
Title:
|
MEMORY CELL CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08970522
|
Filing Dt:
|
11/14/1997
|
Title:
|
PLATE LINE DRIVER CIRCUIT FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09021132
|
Filing Dt:
|
02/10/1998
|
Title:
|
INTEGRATED CIRCUIT MEMORY DEVICE INCORPORATING A NON-VOLATILE MEMORY ARRAY AND A RELATIVELY FASTER ACCESS TIME MEMORY CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09061362
|
Filing Dt:
|
04/15/1998
|
Title:
|
FERROELECTRIC THIN FILMS AND SOLUTIONS: COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09064465
|
Filing Dt:
|
04/22/1998
|
Title:
|
MULTI-LAYER APPROACH FOR OPTIMIZING FERROELECTRIC FILM PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09085280
|
Filing Dt:
|
05/27/1998
|
Title:
|
COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR USING A LEAD-ENHANCED ESCAPSULATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09164952
|
Filing Dt:
|
10/01/1998
|
Title:
|
HYDROGEN BARRIER ENCAPSULATION TECHNIQUES FOR THE CONTROL OF HYDROGEN INDUCED DEGRADATION OF FERROELECTRIC CAPACITORS IN CONJUNCTION WITH MULTILEVEL METAL PROCESSING FOR NON-VOLATILE INTEGRATED CIRCUIT MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09177392
|
Filing Dt:
|
10/23/1998
|
Title:
|
METHOD OF MANUFACTURING FERROELECTRIC MEMORY DEVICE USEFUL FOR PREVENTING HYDROGEN LINE DEGRADATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09183545
|
Filing Dt:
|
10/29/1998
|
Title:
|
METHOD OF FORMING OXIDE LOCAL INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09283166
|
Filing Dt:
|
04/01/1999
|
Title:
|
BARRIER LAYER TO PROTECT A FERROELECTRIC CAPACITOR AFTER CONTACT HAS BEEN MADE TO THE CAPACITOR ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09351563
|
Filing Dt:
|
07/12/1999
|
Title:
|
FERROELECTRIC NON-VOLATILE LATCH CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09356534
|
Filing Dt:
|
07/19/1999
|
Title:
|
YIELD ENHANCEMENT TECHNIQUE FOR INTEGRATED CIRCUIT PROCESSING TO REDUCE EFFECTS OF UNDESIRED DIELECTRIC MOISTURE RETENTION AND SUBSEQUENT HYDROGEN OUT-DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09427644
|
Filing Dt:
|
10/27/1999
|
Title:
|
MULTI-LAYER APPROACH FOR OPTIMIZING FERROELECTRIC FILM PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09465724
|
Filing Dt:
|
12/17/1999
|
Title:
|
PLATE LINE DRIVER CIRCUIT FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09505106
|
Filing Dt:
|
02/15/2000
|
Title:
|
METHOD OF FABRICATING PARTIALLY OR COMPLETELY ENCAPSULATED TOP ELECTRODE OF A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09556255
|
Filing Dt:
|
04/24/2000
|
Title:
|
HIGH TEMPERATURE DEPOSITION OF PT/TIOX FOR BOTTOM ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09570680
|
Filing Dt:
|
05/15/2000
|
Title:
|
ENHANCED PROCESS CAPABILITY FOR SPUTTERED FERROELECTRIC FILMS USING LOW FREQUENCY PULSED DC AND RF POWER SUPPLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09588153
|
Filing Dt:
|
06/05/2000
|
Title:
|
Ferroelectric memory device structure useful for preventing hydrogen line degradation
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09614157
|
Filing Dt:
|
07/11/2000
|
Title:
|
NONVOLATILE OCTAL LATCH AND D-TYPE REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09641091
|
Filing Dt:
|
08/17/2000
|
Title:
|
METHOD OF MANUFACTURING FERROELECTRIC MEMORY DEVICE STRUCTURE USEFUL FOR PREVENTING HYDROGEN LINE DEGRADATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09663121
|
Filing Dt:
|
09/15/2000
|
Title:
|
Reference cell configuration for a 1T/1C ferroelectric memory
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09714879
|
Filing Dt:
|
11/16/2000
|
Title:
|
Ferroelectric voltage boost circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09764223
|
Filing Dt:
|
01/16/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
SENSE AMPLIFIER CONFIGURATION FOR A 1T/1C FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09783496
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
HYDROGEN BARRIER ENCAPSULATION TECHNIQUES FOR THE CONTROL OF HYDROGEN INDUCED DEGRADATION OF FERROELECTRIC CAPACITORS IN CONJUNCTION WITH MULTILEVEL METAL PROCESSING FOR NON-VOLATILE INTEGRATED CIRCUIT MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09797394
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
STRUCTURE FOR MASKING INTEGRATED CAPACITORS OF PARTICULAR UTILITY FOR FERROELECTRIC MEMORY INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09816425
|
Filing Dt:
|
03/21/2001
|
Title:
|
METHOD FOR MANUFACTURING A FERROELECTRIC MEMORY CELL INCLUDING CO-ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09862365
|
Filing Dt:
|
05/22/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
CHARGE PUMP OR OTHER CHARGE STORAGE CAPACITOR INCLUDING PZT LAYER FOR COMBINED USE AS ENCAPSULATION LAYER AND DIELECTRIC LAYER OF FERROELECTRIC CAPACITOR AND A METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09864851
|
Filing Dt:
|
05/24/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
TWO STAGE LOW VOLTAGE FERROELECTRIC BOOST CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09864858
|
Filing Dt:
|
05/24/2001
|
Title:
|
CMOS BOOSTING CIRCUIT UTILIZING FERROELECTRIC CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09873772
|
Filing Dt:
|
06/04/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
CAPACITIVELY COUPLED FERROELECTRIC RANDOM ACCESS MEMORY CELL AND A METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09893218
|
Filing Dt:
|
06/26/2001
|
Title:
|
PZT LAYER AS A TEMPORARY ENCAPSULATION AND HARD MASK FOR A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09950560
|
Filing Dt:
|
09/10/2001
|
Title:
|
FERROELECTRIC RANDOM ACCESS MEMORY CONFIGURABLE OUTPUT DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
10022119
|
Filing Dt:
|
12/13/2001
|
Title:
|
SELF REFERENCING 1T/1C FERROELECTRIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10076058
|
Filing Dt:
|
02/12/2002
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
FERROELECTRIC NON-VOLATILE LOGIC ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10114535
|
Filing Dt:
|
04/01/2002
|
Title:
|
FERROELECTRIC MEMORY WITH BIT-PLATE PARALLEL ARCHITECTURE AND OPERATING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10136477
|
Filing Dt:
|
05/01/2002
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
CAPACITANCE SENSING TECHNIQUE FOR FERROELECTRIC RANDOM ACCESS MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10190350
|
Filing Dt:
|
07/03/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
METHOD FOR PRODUCING CRYSTALLOGRAPHICALLY TEXTURED ELECTRODES FOR TEXTURED PZT CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10190351
|
Filing Dt:
|
07/03/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
METHOD FOR PRODUCING CRYSTALLOGRAPHICALLY TEXTURED ELECTRODES FOR TEXTURED PZT CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10233276
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
FERROELECTRIC RANDOM ACCESS MEMORY CONFIGURABLE OUTPUT DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10389276
|
Filing Dt:
|
03/13/2003
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
Title:
|
COLUMN DECODER CONFIGURATION FOR A 1T/1C MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10404941
|
Filing Dt:
|
03/31/2003
|
Title:
|
BIT-LINE SHIELDING METHOD FOR FERROELECTRIC MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10613427
|
Filing Dt:
|
07/03/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
FERROELECTRIC NON-VOLATILE LOGIC ELEMENTS
|
|