Total properties:
248
Page
1
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08376322
|
Filing Dt:
|
01/19/1995
|
|
Title:
|
POWERFAIL DURABLE NVRAM TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08398345
|
Filing Dt:
|
03/03/1995
|
|
Title:
|
ELECTRICAL CONNECTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08435877
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
TIMING ADJUSTMENT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08767446
|
Filing Dt:
|
12/16/1996
|
|
Title:
|
A PIN ARRAY SET-UP DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08811153
|
Filing Dt:
|
03/04/1997
|
|
Title:
|
ELECTRONIC CIRCUIT OR BOARD TESTER WITH COMPRESSED DATA-SEQUENCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09042442
|
Filing Dt:
|
03/13/1998
|
|
Title:
|
TESTING UNIT WITH TESTING INFORMATION DIVIDED INTO REDUNDANCY-FREE INFORMATION AND REDUNDANCY INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09050289
|
Filing Dt:
|
03/30/1998
|
|
Title:
|
MULTI-CHANNEL ARCHITECTURE WITH CHANNEL INDEPENDENT CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09050505
|
Filing Dt:
|
03/30/1998
|
|
Title:
|
PERMANENT FAILURE MONITORING IN COMPLEX SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09079985
|
Filing Dt:
|
05/15/1998
|
|
Title:
|
ONLINE DOCUMENTATION AND HELP SYSTEM FOR COMPUTER-BASED SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09093485
|
Filing Dt:
|
06/08/1998
|
|
Title:
|
COMPRESSIBLE ELASTOMERIC CONTACT AND MECHANICAL ASSEMBLY THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09137439
|
Filing Dt:
|
08/20/1998
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
MEMORY LATENCY COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09140427
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
OPTIMIZED MEMORY ORGANIZATION IN A MULTI-CHANNEL ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09409936
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
SCAN PATH TEST SUPPORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09428612
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
OUTPUT AMPLITUDE CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09526916
|
Filing Dt:
|
03/16/2000
|
|
Title:
|
Attenuation Equailizer for Transmission lines
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
09659198
|
Filing Dt:
|
09/11/2000
|
|
Title:
|
METHOD AND APPARATUS FOR ADMINISTERING INVERSION PROPERTY IN A MEMORY TESTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09659256
|
Filing Dt:
|
09/11/2000
|
|
Title:
|
METHOD AND APPARATUS FOR NO-LATENCY CONDITIONAL BRANCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09659259
|
Filing Dt:
|
09/11/2000
|
|
Title:
|
METHOD AND APPARATUS FOR EXECUTING A PROGRAM USING PRIMARY, SECONDARY, AND TERTIARY MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09659539
|
Filing Dt:
|
09/11/2000
|
|
Title:
|
METHOD AND APPARATUS FOR INSERTING PROGRAMMABLE LATENCY BETWEEN ADDRESS AND DATA INFORMATION IN A MEMORY TESTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
09672650
|
Filing Dt:
|
09/28/2000
|
|
Title:
|
MEMORY TESTER HAS MEMORY SETS CONFIGURABLE FOR USE AS ERROR CATCH RAM, TAG RAM'S, BUFFER MEMORIES AND STIMULUS LOG RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09677202
|
Filing Dt:
|
10/02/2000
|
|
Title:
|
MEMORY TESTER TESTS MULTIPLE DUT'S PER TEST SITE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09693218
|
Filing Dt:
|
10/20/2000
|
|
Title:
|
APPARATUS AND METHOD FOR STORING INFORMATION DURING A TEST PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09702578
|
Filing Dt:
|
10/31/2000
|
|
Title:
|
MEMORY TESTER OMITS PROGRAMMING OF ADDRESSES IN DETECTED BAD COLUMNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09702631
|
Filing Dt:
|
10/31/2000
|
|
Title:
|
MEMORY TESTER WITH ENHANCED POST DECODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09802440
|
Filing Dt:
|
03/09/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
|
Title:
|
TEST VECTOR COMPRESSION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09832726
|
Filing Dt:
|
04/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
|
Title:
|
DIGITAL SIGNAL TRANSITION SPLITTING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09838766
|
Filing Dt:
|
04/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
|
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH BREAKPOINT TRIGGER, ERROR JAMMING AND 'SCOPE MODE THAT MEMORIZES TARGET SEQUENCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09842433
|
Filing Dt:
|
04/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
|
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH HISTORY FIFO'S THAT AID IN ERROR ANALYSIS AND RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09870955
|
Filing Dt:
|
05/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
|
Title:
|
INTEGRATED CIRCUIT TESTER WITH MULTI-PORT TESTING FUNCTIONALITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09875567
|
Filing Dt:
|
06/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR TESTING DIGITAL DEVICES USING TRANSITION TIMESTAMPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09875848
|
Filing Dt:
|
06/06/2001
|
|
Title:
|
ANALOG TO DIGITAL SIGNAL CONVERSION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09896474
|
Filing Dt:
|
06/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH TEST SITES OPERATING IN A SLAVE MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09905747
|
Filing Dt:
|
07/14/2001
|
|
Title:
|
METHOD AND APPARATUS FOR ANALOG TO DIGITAL CONVERSION USING TIME-VARYING REFERENCE SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
09908948
|
Filing Dt:
|
07/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR MINIMIZING CURRENT SURGES DURING INTEGRATED CIRCUIT TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
09946857
|
Filing Dt:
|
09/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Title:
|
BANDWIDTH MATCHING FOR SCAN ARCHITECTURES IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09957922
|
Filing Dt:
|
09/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
|
Title:
|
CIRCUIT FOR PROVIDING A LOGICAL OUTPUT SIGNAL IN ACCORDANCE WITH CROSSING POINTS OF DIFFERENTIAL
SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
09975431
|
Filing Dt:
|
10/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
|
Title:
|
FILTER FOR INJECTING DATA DEPENDENT JITTER AND LEVEL NOISE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09999315
|
Filing Dt:
|
10/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
|
Title:
|
AUTOMATIC TEST EQUIPMENT FOR TESTING A DEVICE UNDER TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10014772
|
Filing Dt:
|
12/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
VIRTUALIZED GENERIC EQUIPMENT MODEL DATA AND CONTROL ROUTER FOR FACTORY AUTOMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10047344
|
Filing Dt:
|
01/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
|
Title:
|
N-SQUARED ALGORITHM FOR OPTIMIZING CORRELATED EVENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10051836
|
Filing Dt:
|
01/16/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
|
Title:
|
HIGH-SENSITIVITY DIFFERENTIAL DATA LATCH SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10054139
|
Filing Dt:
|
01/22/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
APPARATUS FOR TESTING INTEGRATED CIRCUITS HAVING AN INTEGRATED UNIT FOR TESTING DIGITAL AND ANALOG SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10133165
|
Filing Dt:
|
04/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
|
Title:
|
UNIFIED APPARATUS AND METHOD TO ASSURE PROBE CARD-TO-WAFER PARALLELISM IN SEMICONDUCTOR AUTOMATIC WAFER TEST, PROBE CARD MEASUREMENT SYSTEMS, AND PROBE CARD MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10134222
|
Filing Dt:
|
04/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
|
Title:
|
DEVICE, METHOD, AND SYSTEM FOR DETECTING THE PRESENCE OF LIQUID IN PROXIMITY TO ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10154319
|
Filing Dt:
|
05/22/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
COOLER FOR ELECTRICAL AND/ OR ELECTRONIC COMPONENTS, LINKED TO PRESENT COOLING NEEDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10154503
|
Filing Dt:
|
05/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
DEVICE POWER SUPPLY AND IC TEST APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
10155651
|
Filing Dt:
|
05/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR TESTING CIRCUITRY ON A WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10173199
|
Filing Dt:
|
06/14/2002
|
|
Title:
|
SYSTEM FOR DYNAMIC RE-ALLOCATION OF TEST PATTERN DATA FOR PARALLEL AND SERIAL TEST DATA PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10175369
|
Filing Dt:
|
06/19/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
HIGH OUTPUT AMPLIFIER FOR STABLE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10198253
|
Filing Dt:
|
07/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
|
Title:
|
PLUG-TYPE CONNECTOR FOR SIMULTANEOUSLY CONNECTING SEVERAL COAXIAL CABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10206264
|
Filing Dt:
|
07/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
RECONSTRUCTION OF NON-DETERMINISTIC ALGORITHMIC TESTER STIMULUS USED AS INPUT TO A DEVICE UNDER TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10210976
|
Filing Dt:
|
08/02/2002
|
|
Title:
|
DYNAMICALLY RECONFIGURABLE PRECISION SIGNAL DELAY TEST SYSTEM FOR AUTOMATIC TEST EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10237397
|
Filing Dt:
|
09/09/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
DROOP COMPENSATION FILTER HAVING HIGH PASS CHARACTERISTIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10251860
|
Filing Dt:
|
09/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
|
Title:
|
MODULAR INTERFACE BETWEEN TEST AND APPLICATION EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10252863
|
Filing Dt:
|
09/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR HETEROGENEOUS MULTI-SITE TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10255480
|
Filing Dt:
|
09/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
EMPIRICAL DATA BASED TEST OPTIMIZATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10269706
|
Filing Dt:
|
10/10/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
SIGNAL PRECONDITIONING FOR ANALOG-TO-DIGITAL CONVERSION WITH TIMESTAMPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10273949
|
Filing Dt:
|
10/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
MEASURING AND/OR CALIBRATING A TEST HEAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10279493
|
Filing Dt:
|
10/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
CALIBRATION METHOD FOR INTERLEAVING AN A/D CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10305233
|
Filing Dt:
|
11/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
|
Title:
|
ELECTRICAL SYSTEM LIKE A TESTING SYSTEM FOR TESTING THE CHANNELS OF A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10308323
|
Filing Dt:
|
12/03/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR TESTING CIRCUITRY USING AN EXTERNALLY GENERATED SIGNATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10360159
|
Filing Dt:
|
02/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR INJECTION OF TEST JITTER IN DATA BIT-STREAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10448950
|
Filing Dt:
|
05/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
|
Title:
|
COOLING A MICROCHIP ON A CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10455659
|
Filing Dt:
|
06/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
|
Title:
|
APPARATUS FOR CALIBRATING HIGH FREQUENCY SIGNAL MEASUREMENT EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10461252
|
Filing Dt:
|
06/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR TESTING PERFORMANCE OF AN ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10487652
|
Filing Dt:
|
02/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS OF PRODUCING UNIFORM ISOTROPIC STRESSES IN A SPUTTERED FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
10579578
|
Filing Dt:
|
03/27/2007
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
OPERATIONAL AMPLIFIER SELECTING ONE OF INPUTS, AND AN AMPLIFYING APPARATUS USING THE OP AMPLIFIER THE VERIFICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10613848
|
Filing Dt:
|
07/03/2003
|
|
Title:
|
DIGITALLY CONTROLLED MODULAR POWER SUPPLY FOR AUTOMATED TEST EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10620191
|
Filing Dt:
|
07/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR TESTING A DEVICE-UNDER-TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
10635198
|
Filing Dt:
|
08/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
MODELING AN ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10642000
|
Filing Dt:
|
08/15/2003
|
|
Title:
|
METHOD AND SYSTEM FOR AUTOMATICALLY DETERMINING A TESTING ORDER WHEN EXECUTING A TEST FLOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10642781
|
Filing Dt:
|
08/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
TRANSITION TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10671414
|
Filing Dt:
|
09/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
|
Title:
|
DIGITAL MEASUREMENTS OF SPREAD SPECTRUM CLOCKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
10681068
|
Filing Dt:
|
10/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
|
Title:
|
COST ESTIMATION FOR DEVICE TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10683796
|
Filing Dt:
|
10/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
|
Title:
|
MEMORY TESTER USES ARBITRARY DYNAMIC MAPPINGS TO SERIALIZE VECTORS INTO TRANSMITTED SUB-VECTORS AND DE-SERIALIZE RECEIVED SUB-VECTORS INTO VECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10685885
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR OPTIMIZING LISTS OF WAVEFORMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10686332
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
DEVICE TESTING CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10695317
|
Filing Dt:
|
10/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR DETERMINING INTEGRATED CIRCUIT PROPAGATION DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
10736438
|
Filing Dt:
|
12/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR ADAPTIVELY COMPRESSING TEST DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10741152
|
Filing Dt:
|
12/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
|
Title:
|
INSTRUMENT RACK WITH DIRECT EXHAUSTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10754968
|
Filing Dt:
|
01/09/2004
|
|
Title:
|
DYNAMICALLY RECONFIGURABLE PRECISION SIGNAL DELAY TEST SYSTEM FOR AUTOMATIC TEST EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10774265
|
Filing Dt:
|
02/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
|
Title:
|
POLYNOMIAL FIT FOR JITTER SEPARATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10782984
|
Filing Dt:
|
02/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
|
Title:
|
DYNAMIC WAVEFORM RESOURCE MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10790906
|
Filing Dt:
|
03/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
|
Title:
|
WIRELESS NO-TOUCH TESTING OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10807948
|
Filing Dt:
|
03/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
|
Title:
|
APPARATUS FOR TESTING INTEGRATED CIRCUITS HAVING AN INTEGRATED UNIT FOR TESTING DIGITAL AND ANALOG SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10814021
|
Filing Dt:
|
03/31/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
MULTIPLE CLOCKS WITH SUPERPERIOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10814041
|
Filing Dt:
|
03/31/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
|
Title:
|
PRINTED CIRCUIT BOARD WITH IMPROVED COOLING OF ELECTRICAL COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10815521
|
Filing Dt:
|
04/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
VERIFICATION OF INTEGRATED CIRCUIT TESTS USING TEST SIMULATION AND INTEGRATED CIRCUIT SIMULATION WITH SIMULATED FAILURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10816646
|
Filing Dt:
|
04/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
|
Title:
|
PARAMETERIZED SIGNAL CONDITIONING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10817305
|
Filing Dt:
|
04/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
REPORT FORMAT EDITOR FOR CIRCUIT TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
10818101
|
Filing Dt:
|
04/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR PROCESSING AUTOMATICALLY GENERATED TEST PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
10819755
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
PROVISIONING AND USE OF SECURITY TOKENS TO ENABLE AUTOMATED TEST EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10827888
|
Filing Dt:
|
04/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
APPARATUS, SYSTEM AND/OR METHOD FOR CONVERTING A SERIAL TEST TO A PARALLEL TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
10828628
|
Filing Dt:
|
04/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
APPARATUS, SYSTEM AND/OR METHOD FOR COMBINING MULTIPLE TESTS TO A SINGLE TEST IN A MULTIPLE INDEPENDENT PORT TEST ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
10830341
|
Filing Dt:
|
04/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
|
Title:
|
TRANSFER CLOCKS FOR A MULTI-CHANNEL ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10854666
|
Filing Dt:
|
05/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
|
Title:
|
SIGMA-DELTA MODULATOR WITH PWM OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10859560
|
Filing Dt:
|
06/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
|
Title:
|
COAXIAL DC BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10859642
|
Filing Dt:
|
06/02/2004
|
|
Title:
|
PROGRAMMABLE PRECISION CURRENT CONTROLLING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10864123
|
Filing Dt:
|
06/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
|
Title:
|
AN ELECTRICAL TEST CIRCUIT WITH AN ACTIVE-LOAD AND AN OUTPUT SAMPLING CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10886848
|
Filing Dt:
|
07/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
|
Title:
|
PARALLEL CALIBRATION SYSTEM FOR A TEST DEVICE
|
|
