Total properties:
248
Page
2
of
3
Pages:
1 2 3
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10890702
|
Filing Dt:
|
07/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
SEQUENCER UNIT WITH INSTRUCTION BUFFERING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10903132
|
Filing Dt:
|
07/30/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR ELECTROMAGNETIC INTERFERENCE SHIELDING IN AN AUTOMATED TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10903271
|
Filing Dt:
|
07/30/2004
|
Title:
|
SIGNAL ISOLATING BLINDMATE CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10917966
|
Filing Dt:
|
08/13/2004
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
CHANNEL WITH DOMAIN CROSSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10918904
|
Filing Dt:
|
08/16/2004
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
LOW DISTORTION VARIABLE GAIN AND ROOTING AMPLIFIER WITH SOLID STATE RELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10925466
|
Filing Dt:
|
08/25/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
CONSTRUCTION AND USE OF DIELECTRIC PLATE FOR MATING TEST EQUIPMENT TO A LOAD BOARD OF A CIRCUIT TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10932552
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
ENHANCED STRESS METAL SPRING CONTACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10936365
|
Filing Dt:
|
09/08/2004
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
CALIBRATION METHOD OF TIME MEASUREMENT APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10959856
|
Filing Dt:
|
10/05/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR PROVIDING SCAN PATTERNS TO AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10959857
|
Filing Dt:
|
10/05/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR PROGRAMMING AND OPERATING AUTOMATED TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10966229
|
Filing Dt:
|
10/15/2004
|
Title:
|
PHASE LOCKED TIME INTERVAL ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10972820
|
Filing Dt:
|
10/25/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
APPLICATION OF PAGING TO A DATASET, GRAPHICAL DISPLAY WINDOW AND GRAPHICAL SCROLLBAR GRIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10989671
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SYSTEM, METHOD AND APPARATUS FOR PROVIDING GROUND SEPARATION BETWEEN DIFFERENT ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11014473
|
Filing Dt:
|
12/16/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
MOCK WAFER, SYSTEM CALIBRATED USING MOCK WAFER, AND METHOD FOR CALIBRATING AUTOMATED TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11015132
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING A PHASE-LOCKED OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11015608
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR VARIABLE SIGMA-DELTA MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11035580
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
SYSTEMS AND METHODS OF ALLOCATING DEVICE TESTING RESOURCES TO SITES OF A PROBE CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
11036574
|
Filing Dt:
|
01/14/2005
|
Title:
|
METHOD FOR OPTIMIZING TEST ORDER, AND MACHINE-READABLE MEDIA STORING SEQUENCES OF INSTRUCTIONS TO PERFORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11036575
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
INCREMENTAL GENERATION OF CALIBRATION FACTORS FOR AUTOMATED TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11041670
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
CLAMP AND METHOD FOR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11066587
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR QUANTIFYING THE TIMING ERROR INDUCED BY CROSSTALK BETWEEN SIGNAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11066832
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR QUANTIFYING THE TIMING ERROR INDUCED BY AN IMPEDANCE VARIATION OF A SIGNAL PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11087157
|
Filing Dt:
|
03/22/2005
|
Title:
|
DIGITALLY CONTROLLED MODULAR POWER SUPPLY FOR AUTOMATED TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11091681
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
COMPILATION OF CALIBRATION INFORMATION FOR PLURAL TESTFLOWS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11096377
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
DEVICE FOR RELEASABLE CONNECTING AN INTERFACE WITH A TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11098080
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
MODEL BASED TESTING FOR ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11114270
|
Filing Dt:
|
04/26/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
FLUID SAMPLING DEVICE, TUBULAR SAMPLING COUPON, AND SYSTEM AND METHOD FOR SAMPLING EQUIPMENT AND FLUID CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11117968
|
Filing Dt:
|
04/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
PIN COUPLER FOR AN INTEGRATED CIRCUIT TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11120671
|
Filing Dt:
|
05/02/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
USING A LEAF SPRING TO ATTACH CLAMP PLATES WITH A HEAT SINK TO BOTH SIDES OF A COMPONENT MOUNTED ON A PRINTED CIRCUIT ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
11140097
|
Filing Dt:
|
05/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
CHANNEL SWITCHING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11144856
|
Filing Dt:
|
06/03/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
POWER AMPLIFYING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11145714
|
Filing Dt:
|
06/06/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
PRECISION PULSE PLACEMENT TO FORM A BINARY PULSE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11158499
|
Filing Dt:
|
06/22/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR PER-PIN CLOCK SYNTHESIS OF AN ELECTRONIC DEVICE UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11158645
|
Filing Dt:
|
06/22/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
FAST SYNCHRONIZATION OF A NUMBER OF DIGITAL CLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11197252
|
Filing Dt:
|
08/04/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
ANALOG SIGNAL GENERATION USING A DELTA-SIGMA MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11214085
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SELF CONTAINED, LIQUID TO AIR COOLED, MEMORY TEST ENGINEERING WORKSTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11234447
|
Filing Dt:
|
09/23/2005
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
SOURCE SYNCHRONOUS SAMPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11246487
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
CAROUSEL DEVICE, SYSTEM AND METHOD FOR ELECTRONIC CIRCUIT TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
11253446
|
Filing Dt:
|
10/19/2005
|
Title:
|
ZERO INSERTION FORCE PRINTED CIRCUIT ASSEMBLY CONNECTOR SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11262226
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR ELIMINATING AUTOMATED TESTING EQUIPMENT INDEX TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11264577
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
RESOURCE MATRIX, SYSTEM, AND METHOD FOR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11294712
|
Filing Dt:
|
12/05/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
SYSTEM-ON-A-CHIP PIPELINE TESTER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11302788
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
PIN CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11311025
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
ESTIMATING BOUNDARIES OF SCHMOO PLOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
11342177
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
ERROR DETECTION IN COMPRESSED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11345040
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
APPARATUS FOR STORING AND FORMATTING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11345047
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD AND MACHINE-READABLE MEDIA FOR INFERRING RELATIONSHIPS BETWEEN TEST RESULTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
11345049
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHODS AND APPARATUS USING A SERVICE TO LAUNCH AND/OR MONITOR DATA FORMATTING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11345195
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHODS AND SYSTEMS FOR DERIVATION OF MISSING DATA OBJECTS FROM TEST DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11345197
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR SELECTIVELY PROCESSING TEST DATA USING SUBSCRIPTIONS IN A MULTI-FORMATTER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11345198
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ACCUMULATION OF SUMMARIES OF TEST DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11345211
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
SYSTEM, METHOD AND APPARATUS FOR COMPLETING THE GENERATION OF TEST RECORDS AFTER AN ABORT EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11347888
|
Filing Dt:
|
02/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
EXCITATION SIGNAL GENERATOR FOR IMPROVED ACCURACY OF MODEL-BASED TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11353662
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
TESTING A DEVICE UNDER TEST BY SAMPLING ITS CLOCK AND DATA SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11355599
|
Filing Dt:
|
02/15/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
ASYNCHRONOUS DIGITAL DATA CAPTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
11357227
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
SELF-REPAIR SYSTEM AND METHOD FOR PROVIDING RESOURCE FAILURE TOLERANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11357480
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
TEST SYSTEM AND METHOD FOR TESTING ELECTRONIC DEVICES USING A PIPELINED TESTING ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11357871
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
MEMORY DEVICE FAIL SUMMARY DATA REDUCTION FOR IMPROVED REDUNDANCY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11361084
|
Filing Dt:
|
02/22/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETERMINING WHICH TIMING SETS TO PRE-LOAD INTO THE PIN ELECTRONICS OF A CIRCUIT TEST SYSTEM, AND FOR PRE-LOADING OR STORING SAID TIMING SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11365010
|
Filing Dt:
|
03/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
PIN ELECTRONIC FOR AUTOMATIC TESTING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11368751
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
MEMORY DEVICE FAIL SUMMARY DATA REDUCTION FOR IMPROVED REDUNDANCY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11388306
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
TEST DEVICE WITH TEST PARAMETER ADAPTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11389847
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
CALIBRATION APPARATUS AND METHOD USING PULSE FOR FREQUENCY, PHASE, AND DELAY CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11397469
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
ANALOG TO DIGITAL CONVERSION METHOD USING TRACK/HOLD CIRCUIT AND TIME INTERVAL ANALYZER, AND AN APPARATUS USING THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11399730
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
SYSTEMS, METHODS AND APPARATUS FOR SYNTHESIZING STATE EVENTS FOR A TEST DATA STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11410699
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
APPARATUS, SYSTEMS AND METHODS FOR PROCESSING SIGNALS BETWEEN A TESTER AND A PLURALITY OF DEVICES UNDER TEST AT HIGH TEMPERATURES AND WITH SINGLE TOUCHDOWN OF A PROBE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11432176
|
Filing Dt:
|
05/11/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
GRAPHICALLY EXTENSIBLE, HARDWARE INDEPENDENT METHOD TO INSPECT AND MODIFY STATE OF TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11435064
|
Filing Dt:
|
05/15/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
RE-CONFIGURABLE ARCHITECTURE FOR AUTOMATED TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11443732
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
MAPPING LOGIC FOR CONTROLLING LOADING OF THE SELECT RAM OF AN ERROR DATA CROSSBAR MULTIPLEXER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11444645
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR A PADDLE BOARD PROBE CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11445368
|
Filing Dt:
|
06/01/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
METHOD FOR ADJUSTING SIGNAL GENERATOR AND SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11447646
|
Filing Dt:
|
06/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
METHODS FOR SAMPLING EQUIPMENT AND FLUID CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11460277
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
ELECTRICAL COUPLING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11481593
|
Filing Dt:
|
07/06/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
SOURCE SYNCHRONOUS TIMING EXTRACTION, CYCLIZATION AND SAMPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11489190
|
Filing Dt:
|
07/19/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR DIGITAL TO ANALOG CONVERSION USING MULTI-PURPOSE CURRENT SUMMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11489431
|
Filing Dt:
|
07/19/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
DIGITAL TO ANALOG CONVERSION USING SUMMATION OF MULTIPLE DACS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11518766
|
Filing Dt:
|
09/11/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD AND AN APPARATUS FOR MEASURING THE INPUT THRESHOLD LEVEL OF DEVICE UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11525731
|
Filing Dt:
|
09/22/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
WAFER TEST HEAD ARCHITECTURE AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11534082
|
Filing Dt:
|
09/21/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
ELECTRICAL TEST CIRCUIT WITH ACTIVE-LOAD AND OUTPUT SAMPLING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11535973
|
Filing Dt:
|
09/27/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
DIAGNOSTIC INFORMATION CAPTURE FROM LOGIC DEVICES WITH BUILT-IN SELF TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11563612
|
Filing Dt:
|
11/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR DEVICE PERFORMANCE CHARACTERIZATION IN PHYSICAL AND LOGICAL DOMAINS WITH AC SCAN TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
11565616
|
Filing Dt:
|
11/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
PROCESS FOR IMPROVING DESIGN LIMITED YIELD BY EFFICIENTLY CAPTURING AND STORING PRODUCTION TEST DATA FOR ANALYSIS USING CHECKSUMS, HASH VALUES, OR DIGITAL FAULT SIGNATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11589465
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
ATE ARCHITECTURE AND METHOD FOR DFT ORIENTED TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11595640
|
Filing Dt:
|
11/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR FREQUENCY OFFSET TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11603390
|
Filing Dt:
|
11/22/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
METHOD OF MANUFACTURING A PCB HAVING IMPROVED COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11609899
|
Filing Dt:
|
12/12/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
PROCESS FOR IDENTIFYING THE LOCATION OF A BREAK IN A SCAN CHAIN IN REAL TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11636096
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
INTERCONNECT ASSEMBLIES, AND METHODS OF FORMING INTERCONNECTS, BETWEEN CONDUCTIVE CONTACT BUMPS AND CONDUCTIVE CONTACT PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11638819
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
LIQUID COOLED DUT CARD INTERFACE FOR WAFER SORT PROBING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11639010
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
FORCED AIR COOLING OF COMPONENTS ON A PROBECARD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11639769
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVING LOAD TIME FOR AUTOMATED TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11639770
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
AUTOMATED LOADER FOR REMOVING AND INSERTING REMOVABLE DEVICES TO IMPROVE LOAD TIME FOR AUTOMATED TEST EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
11647118
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
EVALUATION OF AN OUTPUT SIGNAL OF A DEVICE UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11680134
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
APPARATUS FOR LOCATING A DEFECT IN A SCAN CHAIN WHILE TESTING DIGITAL LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
11682314
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
PROCESS FOR IMPROVING DESIGN-LIMITED YIELD BY LOCALIZING POTENTIAL FAULTS FROM PRODUCTION TEST DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11684446
|
Filing Dt:
|
03/09/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR TESTING A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11685866
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SOLID HIGH ASPECT RATIO VIA HOLE USED FOR BURN-IN BOARDS, WAFER SORT PROBE CARDS, AND PACKAGE TEST LOAD BOARDS WITH ELECTRONIC CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11685873
|
Filing Dt:
|
03/14/2007
|
Title:
|
HIGH VOLTAGE, HIGH FREQUENCY, HIGH RELIABILITY, HIGH DENSITY, HIGH TEMPERATURE AUTOMATED TEST EQUIPMENT (ATE) SWITCH DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11688757
|
Filing Dt:
|
03/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
SYSTEM. METHOD AND APPARATUS USING AT LEAST ONE FLEX CIRCUIT TO CONNECT A PRINTED CIRCUIT BOARD AND A SOCKET CARD ASSEMBLY THAT ARE ORIENTED AT A RIGHT ANGLE TO ONE ANOTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11689585
|
Filing Dt:
|
03/22/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
HIGH IMPEDANCE, HIGH PARALLELISM, HIGH TEMPERATURE MEMORY TEST SYSTEM ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11724448
|
Filing Dt:
|
03/15/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
FEATURE-ORIENTED TEST PROGRAM DEVELOPMENT AND EXECUTION
|
|