|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09063153
|
Filing Dt:
|
04/20/1998
|
Title:
|
BITSTREAM ASSEMBLER FOR COMPREHENSIVE VERIFICATION OF CIRCUITS, DEVICES, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09063476
|
Filing Dt:
|
04/20/1998
|
Title:
|
METHOD AND APPARATUS FOR INCREASING THE EFFECTIVE BANDWIDTH WITHIN A DIGITAL WIRELESS NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09063801
|
Filing Dt:
|
04/21/1998
|
Title:
|
TEST CIRCUITRY FOR DETERMINING THE DEFECT DENSITY OF A SEMICONDUCTOR PROCESS AS A FUNCTION OF INDIVIDUAL METAL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09063940
|
Filing Dt:
|
04/21/1998
|
Title:
|
LINEARIZATION METHOD AND APPARATUS FOR VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09064802
|
Filing Dt:
|
04/22/1998
|
Title:
|
AUTOMATING PHOTOLITHOGRAPHY IN THE FABRICATION OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09065751
|
Filing Dt:
|
04/24/1998
|
Title:
|
APPARATUS AND METHOD FOR RECOVERING INFORMATION BITS FROM A 64/256-QUADRATURE AMPLITUDE MODULATION TRELISS CODED MODULATION DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09066048
|
Filing Dt:
|
04/24/1998
|
Title:
|
64/256 QUADRATURE AMPLITUDE MODULATION TRELLIS CODED MODULATION DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09066100
|
Filing Dt:
|
04/23/1998
|
Title:
|
SYSTEM AND METHOD FOR REDUCING CLOCK SKEW SENSITIVITY OF A SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09067460
|
Filing Dt:
|
04/28/1998
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
DIGITAL CLOCK RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09067545
|
Filing Dt:
|
04/27/1998
|
Title:
|
MULTISTEP TUNGSTEN CVD PROCESS WITH AMORPHIZATION STEP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09069027
|
Filing Dt:
|
04/27/1998
|
Title:
|
METAL-ENCAPSULATED POLYSILICON GATE AND INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
09070188
|
Filing Dt:
|
04/30/1998
|
Title:
|
ANTIFUSE DEVICE FOR USE ON A FIELD PROGRAMMABLE INTERCONNECT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
09070671
|
Filing Dt:
|
04/30/1998
|
Title:
|
SEMICONDUCTOR PACKAGE HAVING CAPACITIVE EXTENSION SPOKES AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09071269
|
Filing Dt:
|
05/01/1998
|
Title:
|
ADAPTIVE DIGITAL CLOCK RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09071401
|
Filing Dt:
|
05/01/1998
|
Title:
|
DEMOPDUALTIN DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09071456
|
Filing Dt:
|
05/01/1998
|
Title:
|
DEMODULATING DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09071573
|
Filing Dt:
|
05/01/1998
|
Title:
|
DEMODULATING DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09071575
|
Filing Dt:
|
05/01/1998
|
Title:
|
DEMODULATING DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09071585
|
Filing Dt:
|
05/01/1998
|
Title:
|
DEMODULATING DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09071588
|
Filing Dt:
|
05/01/1998
|
Title:
|
DEMODULATING DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09071605
|
Filing Dt:
|
05/01/1998
|
Title:
|
DEMODULATING DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09072570
|
Filing Dt:
|
05/05/1998
|
Title:
|
METHOD AND APPARATUS FOR ZERO SKEW ROUTING FROM A FIXED H TRUNK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09072705
|
Filing Dt:
|
05/05/1998
|
Title:
|
NON-LINEAR CIRCUIT ELEMENTS ON INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09072915
|
Filing Dt:
|
05/04/1998
|
Title:
|
SILICON WAFER OR DIE STRENGTH TEST FIXTURE USING HIGH PRESSURE FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09073047
|
Filing Dt:
|
05/05/1998
|
Title:
|
IMPLEMENTATION OF CONFIGURABLE ON-CHIP FAST MEMORY USING THE DATA CACHE RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09073719
|
Filing Dt:
|
05/06/1998
|
Title:
|
METHOD OF CONTROLLING REPETITIVE READING OF GRUOP OF PICTURES (GOP) DATA FROM A STORAGE MEDIUM, AND AN APPARATUS THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09074298
|
Filing Dt:
|
05/07/1998
|
Title:
|
PROCESS FOR DEPOSITING TITANIUM NITRIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09074836
|
Filing Dt:
|
05/08/1998
|
Title:
|
CIRCUIT AND METHOD FOR PROVIDING A GENERALLY LOG LOGARITHMIC TRANSFER FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09074837
|
Filing Dt:
|
05/08/1998
|
Title:
|
LINEAR CAPACITOR AND PROCESS FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09075300
|
Filing Dt:
|
05/08/1998
|
Title:
|
APPARATUS AND METHOD FOR TESTING A FLIP CHIP INTEGRATED CIRCUIT PACKAGE ADHESIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09075710
|
Filing Dt:
|
05/11/1998
|
Title:
|
IMPLEMENTATION OF A DIVIDE ALGORITHM FOR BUFFER CREDIT CALCULATION IN A HIGH SPEED SERIAL CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09076312
|
Filing Dt:
|
05/11/1998
|
Title:
|
AREA ARRAY (FLIP CHIP) PROBE CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09076399
|
Filing Dt:
|
05/11/1998
|
Title:
|
FORMATION OF INTEGRATED CIRCUIT STRUCTURE USING ONE OR MORE SILICON LAYERS FOR IMPLANTATION AND OUT-DIFFUSION IN FORMATION OF DEFECT-FREE SOURCE/DRAIN REGIONS AND ALSO FOR SUBSEQUENT FORMATION OF SILICON NITRIDE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09076502
|
Filing Dt:
|
05/11/1998
|
Title:
|
APPARATUS AND PROCESS FOR DEPOSITION OF THIN FILM ON SEMICONDUCTOR SUBSTRATE WHILE INHIBITING PARTICLE FORMATION AND DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09078093
|
Filing Dt:
|
05/13/1998
|
Title:
|
APPARATUS AND METHOD FOR SEPARATING A STIFFENER MEMBER FROM A FLIP CHIP INTEGRATED CIRCUIT PACKAGE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09078188
|
Filing Dt:
|
05/13/1998
|
Title:
|
SELECTABLE POWER SUPPLY LINES FOR ISOLATING DEFECTS IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09079413
|
Filing Dt:
|
05/13/1998
|
Title:
|
INDUCTOR WITH COBALT/NICKEL CORE FOR INTEGRATED CIRCUIT STRUCTURE WITH HIGH INDUCTANCE AND HIGH Q-FACTOR,
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09081337
|
Filing Dt:
|
05/19/1998
|
Title:
|
TECHNIQUE AND APPARATUS FOR EXTERNALLY MONITORING RPM OF SPIN RINSE DRYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09081387
|
Filing Dt:
|
05/18/1998
|
Title:
|
METHOD AND SYSTEM FOR IMPROVING A PLACEMENT OF CELLS USING ENERGETIC PLACEMENT WITH ALTERNATING CONTRACTION AND EXPANSION OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09081403
|
Filing Dt:
|
05/18/1998
|
Title:
|
INTEGRATED CIRCUIT STRUCTURE WITH THIN DIELECTRIC BETWEEN AT LEAST LOCAL INTERCONNECT LEVEL AND FIRST METAL INTERCONNECT LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09081475
|
Filing Dt:
|
05/19/1998
|
Title:
|
SIMPLE BICMOS PROCESS FOR CREATION OF LOW TRIGGER VOLTAGE SCR AND ZENER DIODE PAD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
09082663
|
Filing Dt:
|
05/21/1998
|
Title:
|
METHOD AND APPARATUS FOR EMULATING A DEVICE WITHIN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09082810
|
Filing Dt:
|
05/21/1998
|
Title:
|
HIGH RELIABILITY BEARING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09083699
|
Filing Dt:
|
05/21/1998
|
Title:
|
METHOD AND APPARATUS FOR MODULATION ENCODING DATA FOR STORAGE ON A MULTI-LEVEL OPTICAL RECORDING MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09085143
|
Filing Dt:
|
05/26/1998
|
Title:
|
UTILIZING A TECHNOLOGY-INDEPENDENT SYSTEM DESCRIPTION INCORPORATING A METAL LAYER DEPENDENT ATTRIBUTE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09085717
|
Filing Dt:
|
05/28/1998
|
Title:
|
DISTRIBUTED COMPUTER AIDED DESIGN SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09085774
|
Filing Dt:
|
05/28/1998
|
Title:
|
DIGITAL FREQUENCY GENERATION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09086184
|
Filing Dt:
|
05/28/1998
|
Title:
|
LOW IMPACT SIGNAL BUFFERING IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09087459
|
Filing Dt:
|
05/28/1998
|
Title:
|
ENCODING AND DECODING RATE-1/N CONVOLUTIONAL CODES AND THEIR PUNCTURED VERSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09087673
|
Filing Dt:
|
05/29/1998
|
Title:
|
TRANSACTION CONTROL CIRCUIT FOR SYNCHRONIZING TRANSACTIONS ACROSS ASYNCHRONOUS CLOCK DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09088429
|
Filing Dt:
|
06/01/1998
|
Title:
|
RECURSIVE DECODER ARCHITECTURE FOR BINARY BLOCK CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09088801
|
Filing Dt:
|
06/02/1998
|
Title:
|
ELECTRON BEAM FAULT DETECTION OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09089006
|
Filing Dt:
|
06/02/1998
|
Title:
|
ASYNCHRONOUS DATA CONVERSION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09089461
|
Filing Dt:
|
06/02/1998
|
Title:
|
LASER FAULT CORRECTION OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09089703
|
Filing Dt:
|
06/03/1998
|
Title:
|
FLIP-CHIP INTEGRATED CIRCUIT ROUTING TO I/O DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09090467
|
Filing Dt:
|
06/04/1998
|
Title:
|
DATA COMMUNICATION CIRCUIT AND METHOD FOR BUFFERING DATA BETWEEN A SHARED RESOURCE AND MULTIPLE INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09092389
|
Filing Dt:
|
06/05/1998
|
Title:
|
MULTIPLE CHANNEL COMMUNICATION SYSTEM WITH SHARED AUTONEGOTIATION CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09092827
|
Filing Dt:
|
06/05/1998
|
Title:
|
PROGRAMMABLE TRIANGULAR SHAPED DEVICE HAVING VARIABLE GAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09093362
|
Filing Dt:
|
06/08/1998
|
Title:
|
NEW TRELLIS CODE MODULATION DECODER STRUCTURE FOR ADVANCED DIGITAL TELEVISION RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09093437
|
Filing Dt:
|
06/08/1998
|
Title:
|
MULTI-LAYER TAB TAPE HAVING DISTINCT SIGNAL, POWER AND GROUND PLANES, SEMICONDUCTOR DEVICE ASSEMBLY EMPLOYING SAME, APPARATUS FOR AND METHOD OF ASSEMBLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09095180
|
Filing Dt:
|
06/10/1998
|
Title:
|
TRANSMISSION SYSTEM HAVING ADJUSTABLE OUTPUT SIGNAL LEVELS UTILIZING TRANSISTORS SELECTABLE BETWEEN OPEN AND CLOSED STATES IN ACCORDANCE WITH CONTROL INPUT STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09095182
|
Filing Dt:
|
06/10/1998
|
Title:
|
INTEGRATED FILTER TUNING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09095183
|
Filing Dt:
|
06/10/1998
|
Title:
|
CURRENT MODE ETHERNET TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09097081
|
Filing Dt:
|
06/12/1998
|
Title:
|
IMPROVED PERFORMANCE MONITORING CIRCUITRY FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09097255
|
Filing Dt:
|
06/11/1998
|
Title:
|
APPARATUS AND METHODS FOR DETERMINING RATE OF TRANSMITTED VARIABLE RATE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09097882
|
Filing Dt:
|
06/15/1998
|
Title:
|
ELECTROSTATIC PROTECTED SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09097883
|
Filing Dt:
|
06/15/1998
|
Title:
|
THERMALLY ENHANCED TAPE BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09098019
|
Filing Dt:
|
06/15/1998
|
Title:
|
MODIFIED MULTIPLE LAYER METAL LINE STRUCTURE FOR USE WITH TUNGSTEN- FILLED VIAS IN INTEGRATED CIRCUIT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09098032
|
Filing Dt:
|
06/15/1998
|
Title:
|
PROCESS FOR FORMING VIAS, AND TRENCHES FOR METAL LINES, IN MULTIPLE DIELECTRIC LAYERS OF INTEGRATED CIRCUIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09098099
|
Filing Dt:
|
06/16/1998
|
Title:
|
INTEGRATED CIRCUIT I/O BUFFER WITH 5V WELL AND PASSIVE GATE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09098172
|
Filing Dt:
|
06/16/1998
|
Title:
|
LOW VOLTAGE SCREEN FOR IMPROVING THE FAULT COVERAGE OF INTEGRATED CIRCUIT PRODUCTION TEST PROGRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09098635
|
Filing Dt:
|
06/16/1998
|
Title:
|
AN IMPROVED METHOD FOR SHALLOW TRENCH ISOLATIONS WITH CHEMICAL- MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09098653
|
Filing Dt:
|
06/17/1998
|
Title:
|
AUDIO DECODER WITH PROGRAMMABLE DOWNMIXING OF MPEG/AC-3 AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09098662
|
Filing Dt:
|
06/17/1998
|
Title:
|
AUDIO DECODER WITH A RECONFIGURABLE DOWNMIXING/WINDOWING PIPELINE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09099550
|
Filing Dt:
|
06/18/1998
|
Title:
|
MULTIPLE CHANNEL DATA COMMUNICATION BUFFER WITH SEPARATE SINGLE PORT TRANSMIT AND RECEIVE MEMORIES HAVING A UNIQUE CHANNEL FOR EACH COMMUNICATION PORT AND WITH FIXED ARBITRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09099563
|
Filing Dt:
|
06/18/1998
|
Title:
|
MULTIPLE CHANNEL DATA COMMUNICATION BUFFER WITH SINGLE TRANSMIT AND RECEIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09099574
|
Filing Dt:
|
06/18/1998
|
Title:
|
NON-VOLATILE STORAGE ELEMENT AND METHOD FOR MANUFACTURING USING STANDARD PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09100270
|
Filing Dt:
|
06/19/1998
|
Title:
|
State machine for selectively performing an operation on a single or a plurality of registers depending upon the register address specified in a packet
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09100510
|
Filing Dt:
|
06/19/1998
|
Title:
|
DECODING TRELLIS CODED MODULATED DATA WITH A CONVENTIONAL VITERBI DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09100665
|
Filing Dt:
|
06/19/1998
|
Title:
|
DEVICE AND METHOD FOR REMOVING HEATSPREADER FROM AN INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09103291
|
Filing Dt:
|
06/23/1998
|
Title:
|
ELECTROPLATING FIXTURE FOR HIGH DENSITY SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09103654
|
Filing Dt:
|
06/23/1998
|
Title:
|
HEXAGONAL ARRANGEMENTS OF BUMP PADS IN FLIP-CHIP INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09104487
|
Filing Dt:
|
06/25/1998
|
Title:
|
METHOD AND APPARATUS FOR COALESCING I/O INTERRUPTS THAT EFFICIENTLY BALANCES PERFORMANCE AND LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09104838
|
Filing Dt:
|
06/25/1998
|
Title:
|
PROCESS FOR USING A REMOVEABLE PLATING BUS LAYER FOR HIGH DENSITY SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09105490
|
Filing Dt:
|
06/26/1998
|
Title:
|
"DVD AUDIO DECODER HAVING EFFICIENT DEADLOCK HANDLING"
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09105546
|
Filing Dt:
|
06/26/1998
|
Title:
|
OFF-AXIS ILLUMINATOR LENS MASK FOR PHOTOLITHOGRAPHIC PROJECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09105614
|
Filing Dt:
|
06/26/1998
|
Title:
|
AUDIO DECODER BYPASS MODULE FOR COMMUNICATING COMPRESSED AUDIO TO EXTERNAL COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09105668
|
Filing Dt:
|
06/26/1998
|
Title:
|
ON-SCREEN DISPLAY FORMAT REDUCES MEMORY BANDWIDTH FOR TIME-CONSTRAINED ON-SCREEN DISPLAY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09105669
|
Filing Dt:
|
06/26/1998
|
Title:
|
ON-SCREEN DISPLAY FORMAT REDUCES MEMORY BANDWIDTH FOR ON-SCREEN DISPLAY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09105702
|
Filing Dt:
|
06/26/1998
|
Title:
|
SOURCE IMPEDANCE MATCHING IN AN ANOLOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09105718
|
Filing Dt:
|
06/26/1998
|
Title:
|
METHOD FOR DECOMPRESSING LINEAR PCM AND AC3 ENCODED AUDIO GAIN VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09105719
|
Filing Dt:
|
06/26/1998
|
Title:
|
ARITHMETIC LOGIC UNIT CONTROLLER FOR LINEAR PCM SCALING AND DECIMATION IN AN AUDIO DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09105720
|
Filing Dt:
|
06/26/1998
|
Title:
|
METHOD AND APPARATUS FOR DUAL OUTPUT INTERFACE CONTROL OF AUDIO DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09105939
|
Filing Dt:
|
06/26/1998
|
Title:
|
SYSTEM FOR BYTE PACKING MULTIPLE DATA CHANNELS IN AN MPEG/DVD SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09105940
|
Filing Dt:
|
06/26/1998
|
Title:
|
PEAK-AHEAD FIFO FOR DVD SYSTEM STREAM PARSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09105962
|
Filing Dt:
|
06/26/1998
|
Title:
|
DIGITAL VIDEO FILTER SEQUENCE FOR BANDWIDTH CONSTRAINED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09105969
|
Filing Dt:
|
06/26/1998
|
Title:
|
DVD AUDIO DECODER HAVING A CENTRAL SYNC-CONTROLLER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09106728
|
Filing Dt:
|
06/29/1998
|
Title:
|
SYSTEM FOR ACCOMMODATING VIBRATIONS RESULTING FROM ROTATING A DATA STORAGE MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09106890
|
Filing Dt:
|
06/29/1998
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
AN INTEGRATED CIRCUIT DESIGN INCORPORATING A POWER MESH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09106965
|
Filing Dt:
|
06/30/1998
|
Title:
|
INHERENTLY COMPENSATED CLOCKING CIRCUIT FOR DYNAMIC RANDOM ACCESS MEMORY
|
|