|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10188880
|
Filing Dt:
|
07/02/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
STRUCTURE AND METHODS FOR MEASUREMENT OF ARBITRATION PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10188882
|
Filing Dt:
|
07/02/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
METHODS AND STRUCTURE FOR USING A MEMORY MODEL FOR EFFICIENT ARBITRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10190933
|
Filing Dt:
|
07/08/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
BUILT-IN DEBUG FEATURE FOR COMPLEX VLSI CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10190954
|
Filing Dt:
|
07/08/2002
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
PLASMA PASSIVATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10191596
|
Filing Dt:
|
07/10/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
METHOD AND SYSTEM FOR SYMBOL BINARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10191634
|
Filing Dt:
|
07/09/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
METHOD AND/OR APPARATUS FOR IMPLEMENTING ENHANCED DEVICE IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10191670
|
Filing Dt:
|
07/09/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
IMPLEMENTATION OF SI-GE HBT WITH CMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10192989
|
Filing Dt:
|
07/10/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT DESIGN FLOW WITH CAPACITIVE MARGIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
10194134
|
Filing Dt:
|
07/12/2002
|
Title:
|
RATIO TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
10194271
|
Filing Dt:
|
07/12/2002
|
Title:
|
METHOD FOR PREVENTING DAMAGE TO IO DEVICES DUE TO OVER VOLTAGE AT PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10194348
|
Filing Dt:
|
07/12/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONFIGURATION OF RAID CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10194578
|
Filing Dt:
|
07/12/2002
|
Title:
|
THIN FILM CMOS CALIBRATION STANDARD HAVING PROTECTIVE COVER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10194650
|
Filing Dt:
|
07/12/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
FIVE VOLT TOLERANT INPUT SCHEME USING A SWITCHED CMOS PASS GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10195044
|
Filing Dt:
|
07/12/2002
|
Title:
|
ELECTRO CHEMICAL MECHANICAL POLISHING METHOD AND DEVICE FOR PLANARIZING SEMICONDUCTOR SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10195250
|
Filing Dt:
|
07/15/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
FEED FORWARD TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10195775
|
Filing Dt:
|
07/12/2002
|
Title:
|
METHOD OF REDUCING PROCESS PLASMA DAMAGE USING OPTICAL SPECTROSCOPY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10196787
|
Filing Dt:
|
07/17/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
EXHAUST FLOW CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
10196824
|
Filing Dt:
|
07/17/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
ACTIVE FIFO THRESHOLD ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10197956
|
Filing Dt:
|
07/16/2002
|
Title:
|
ADAPTIVE OFF TESTER SCREENING METHOD BASED ON INTRINSIC DIE PARAMETRIC MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10200469
|
Filing Dt:
|
07/18/2002
|
Title:
|
PROCESS AND APPARATUS FOR WAFER EDGE PROFILE CONTROL USING GAS FLOW CONTROL RING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10200470
|
Filing Dt:
|
07/18/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
METHOD OF HANDLING UNREADABLE BLOCKS DURING WRITE OF A RAID DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10201010
|
Filing Dt:
|
07/22/2002
|
Title:
|
KEY HOLE FILLING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10202521
|
Filing Dt:
|
07/24/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
MULTI-MASTER EXTENDED 12C PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10202774
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
AUTOMATIC TRANSLATION FROM SCSI COMMAND PROTOCOL TO ATA COMMAND PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10205063
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD FOR RECEIVING USER DEFINED FRAME INFORMATION STRUCTURE (FIS) TYPES IN A SERIAL-ATA (SATA) SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
10205229
|
Filing Dt:
|
07/25/2002
|
Title:
|
METHOD AND APPARATUS FOR PLANARIZING A WAFER SURFACE OF A SEMICONDUCTOR WAFER HAVING AN ELEVATED PORTION EXTENDING THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10205265
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD FOR VALIDATING OPERATION OF A FIBRE LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10205680
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
MIRRORED EXTENSIONS TO A MULTIPLE DISK STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10207283
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR TUNING RETRY PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10207607
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD TO IMPROVE THE RESOLUTION OF A PHOTOLITHOGRAPHY SYSTEM BY USE OF A COUPLING LAYER BETWEEN THE PHOTO RESIST AND THE ARC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10207672
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHODS AND STRUCTURE FOR SCSI/IDE TRANSLATION IN A STORAGE SUBSYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10207943
|
Filing Dt:
|
07/30/2002
|
Title:
|
SIGNAL AMPLITUDE COMPARATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10209338
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
ADAPTABLE HYBRID AND SELECTION METHOD FOR ADSL MODEM DATA RATE IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10209467
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
GENERIC BRIDGE CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10210365
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
INTEGRATED CIRCUIT FABRICATION DUAL PLASMA PROCESS WITH SEPARATE INTRODUCTION OF DIFFERENT GASES INTO GAS FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10210384
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR COPYING DATA BETWEEN STORAGE VOLUMES OF STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10210488
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
PROCESS, VOLTAGE AND TEMPERATURE INDEPENDENT CLOCK TREE DESKEW CIRCUITRY-TEMPORARY DRIVER METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10210651
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
INTERACTIVE REPRESENTATION OF STRUCTURAL DEPENDENCIES IN SEMICONDUCTOR DESIGN FLOWS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10211914
|
Filing Dt:
|
08/02/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
METHOD OF FORMING ELECTROLYTIC CONTACT PADS INCLUDING LAYERS OF COPPER, NICKEL, AND GOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10212359
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR TEAMING STORAGE CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10212448
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
FLIP-CHIP BALL GRID ARRAY PACKAGE FOR ELECTROMIGRATION TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10213761
|
Filing Dt:
|
08/07/2002
|
Title:
|
POWER-ON RESET CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10214043
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
SPEEDING UP VARIABLE LENGTH CODE DECODING ON GENERAL PURPOSE PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10214217
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
POWER-SUPPLY FEEDTHROUGH PROTECTION CIRCUIT FOR 5-VOLT FAILSAFE CMOS DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
10214618
|
Filing Dt:
|
08/08/2002
|
Title:
|
HIGH DENSITY MEMORY WITH STORAGE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10214864
|
Filing Dt:
|
08/06/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
DIAGNOSTIC MEMORY INTERFACE TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
10215397
|
Filing Dt:
|
08/08/2002
|
Title:
|
METHOD AND APPARATUS FOR MEASURING THE PHASE OF CAPTURED READ DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10215920
|
Filing Dt:
|
08/09/2002
|
Title:
|
SELF-BIASED AMPLIFIER CIRCUIT AND METHOD FOR SELF-BASING AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
10216425
|
Filing Dt:
|
08/08/2002
|
Title:
|
METHOD OF REDUCING THE EFFECT OF IMPLANTATION DAMAGE TO SHALLOW TRENCH ISOLATION REGIONS DURING THE FORMATION OF VARIABLE THICKNESS GATE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
10217051
|
Filing Dt:
|
08/12/2002
|
Title:
|
MATCHING CALIBRATION FOR DUAL ANALOG-TO-DIGITAL CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10217601
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
EMBEDDED SEQUENCE CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10217785
|
Filing Dt:
|
08/13/2002
|
Title:
|
INTEGRATED POLYPHASE AMPLITUDE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10219638
|
Filing Dt:
|
08/15/2002
|
Title:
|
DIGITAL-TO-ANALOG CONVERTER AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10223931
|
Filing Dt:
|
08/20/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
DEVICE PARAMETER AND GATE PERFORMANCE SIMULATION BASED ON WAFER IMAGE PREDICTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10224019
|
Filing Dt:
|
08/19/2002
|
Title:
|
CALCULATING RESISTANCE OF CONDUCTOR LAYER FOR INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10224025
|
Filing Dt:
|
08/20/2002
|
Title:
|
CONDITIONING BAR ASSEMBLY HAVING AN ABRASION MEMBER SUPPORTED ON A POLYCARBONATE MEMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10225909
|
Filing Dt:
|
08/21/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
AUTOMATIC RECOGNITION OF AN OPTICALLY PERIODIC STRUCTURE IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10226884
|
Filing Dt:
|
08/23/2002
|
Title:
|
METHOD FOR IMPLANTING IONS IN A SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10228390
|
Filing Dt:
|
08/27/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
PROGRAMMABLE DEVICE AND METHOD OF PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10228559
|
Filing Dt:
|
08/27/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
AUTOMODE SELECT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10228859
|
Filing Dt:
|
08/27/2002
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
CAPACITOR HAVING A TANTALUM LOWER ELECTRODE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10229601
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
TEST STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10229745
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
BYTE-ENABLED TRANSFER FOR A DATA BUS HAVING FIXED-BYTE DATA TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10230565
|
Filing Dt:
|
08/29/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
FREQUENCY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10231331
|
Filing Dt:
|
08/27/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
METHOD FOR HANDLING PERSISTENT RESERVATION REGISTRATIONS IN A STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10231641
|
Filing Dt:
|
08/30/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
INTERFACE FOR RAPID PROTOTYPING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
10231643
|
Filing Dt:
|
08/30/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
RAPID PROTOTYPING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10231904
|
Filing Dt:
|
08/30/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
METHOD OF USING FILLLER METAL FOR IMPLEMENTING CHANGES IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10232001
|
Filing Dt:
|
08/30/2002
|
Title:
|
CIRCUIT AND METHOD FOR NORMALIZING AND ROUNDING FLOATING -POINT RESULTS AND PROCESSOR INCORPORATING THE CIRCUIT OR THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10232051
|
Filing Dt:
|
08/30/2002
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHODS AND STRUCTURES FOR IMPROVED BUFFER MANAGEMENT AND DYNAMIC ADAPTION OF FLOW CONTROL STATUS IN HIGH-SPEED COMMUNICATION NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10232289
|
Filing Dt:
|
08/30/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
METHODS AND STRUCTURE FOR PRESERVING LOCK SIGNALS ON MULTIPLE BUSES COUPLED TO A MULTIPORTED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10232423
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
STATIC TIMING ANALYSIS AND PERFORMANCE DIAGNOSTIC DISPLAY TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10232968
|
Filing Dt:
|
08/30/2002
|
Title:
|
GAIN AND OFFSET CALIBRATION FOR MATCHING DIGITAL-TO-ANALOG CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10234014
|
Filing Dt:
|
09/03/2002
|
Title:
|
IMPROVED DIGITAL TO ANALOG CONVERTER USING CONTROL SIGNALS AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10236115
|
Filing Dt:
|
09/06/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR USING AND COMBINING SUB-FRAME PROCESSING AND ADAPTIVE JITTER-BUFFERS FOR IMPROVED VOICE QUALITY IN VOICE -OVER-PACKET NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10236207
|
Filing Dt:
|
09/05/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
WAFER PROCESS CRITICAL DIMENSION, ALIGNMENT, AND REGISTRATION ANALYSIS SIMULATION TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10236226
|
Filing Dt:
|
09/06/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
RETICLE OVERLAY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
10237768
|
Filing Dt:
|
09/09/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
METHOD AND/OR APPARATUS TO EFFICIENTLY TRANSMIT BROADBAND SERVICE CONTENT USING LOW DENSITY PARITY CODE BASED CODED MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10238073
|
Filing Dt:
|
09/09/2002
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
DIAMOND BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10241317
|
Filing Dt:
|
09/11/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
ARCHITECTURE AND/OR METHOD FOR USING INPUT/OUTPUT AFFINITY REGION FOR FLEXIBLE USE OF HARD MACRO I/O BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10241911
|
Filing Dt:
|
09/12/2002
|
Title:
|
DIGITAL LOCK DETECT FOR DITHERING PHASE LOCK LOOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10242165
|
Filing Dt:
|
09/11/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
GLOBAL CHIP INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10243562
|
Filing Dt:
|
09/13/2002
|
Title:
|
OPTICAL ERROR MINIMIZATION IN A SEMICONDUCTOR MANUFACTURING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10245148
|
Filing Dt:
|
09/16/2002
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
CIRCUIT AND/OR METHOD FOR AUTOMATED USE OF UNALLOCATED RESOURCES FOR A TRACE BUFFER APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10245219
|
Filing Dt:
|
09/17/2002
|
Title:
|
LOW-LOSS ON-CHIP TRANSMISSION LINE FOR INTEGRATED CIRCUIT STRUCTURES AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10246286
|
Filing Dt:
|
09/17/2002
|
Title:
|
DUAL SOURCE LITHOGRAPHY FOR DIRECT WRITE APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10247996
|
Filing Dt:
|
09/19/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
EMULATED ATOMIC INSTRUCTION SEQUENCES IN A MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
10251016
|
Filing Dt:
|
09/20/2002
|
Title:
|
POLYSILICON GATE SALICIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10251082
|
Filing Dt:
|
09/20/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
MASK DEFECT ANALYSIS FOR BOTH HORIZONTAL AND VERTICAL PROCESSING EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10251344
|
Filing Dt:
|
09/20/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR HANDLING SHARED RESOURCE WRITES ARRIVING VIA NON-MASKABLE INTERRUPTS (NMI) IN SINGLE THREAD NON-MISSION CRITICAL SYSTEMS WITH LIMITED MEMORY SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10251345
|
Filing Dt:
|
09/20/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
METHODOLOGY TO ACCURATELY TEST CLOCK TO SIGNAL VALID AND SLEW RATES OF PCI SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10252488
|
Filing Dt:
|
09/23/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
DEVICE UNDER TEST INTERFACE CARD WITH ON-BOARD TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10253006
|
Filing Dt:
|
09/23/2002
|
Title:
|
MODEL OF THE CONTACT REGION OF INTEGRATED CIRCUIT RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10253158
|
Filing Dt:
|
09/24/2002
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
PROCESS FOR PLANARIZATION OF INTEGRATED CIRCUIT STRUCTURE WHICH INHIBITS CRACKING OF LOW DIELECTRIC CONSTANT DIELECTRIC MATERIAL ADJACENT UNDERLYING RAISED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10254185
|
Filing Dt:
|
09/25/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
DETECTION AND AUTHENTICATION OF MULTIPLE INTEGRATED RECEIVER DECODERS (IRDS) WITHIN A SUBSCRIBER DWELLING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10254309
|
Filing Dt:
|
09/25/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
FIBER LOOP LINKING/DETECTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10254380
|
Filing Dt:
|
09/25/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
PROCESS OF RESTRUCTURING LOGICS IN ICS FOR SETUP AND HOLD TIME OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10254473
|
Filing Dt:
|
09/25/2002
|
Title:
|
SYSTEM AND METHOD FOR USING FILM DEPOSITION TECHNIQUES TO PROVIDE AN ANTENNA WITHIN AN INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10254607
|
Filing Dt:
|
09/25/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
PROCESS LAYOUT OF BUFFER MODULES IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10254616
|
Filing Dt:
|
09/25/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
PROCESS FOR LAYOUT OF MEMORY MATRICES IN INTEGRATED CIRCUITS
|
|