|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10392206
|
Filing Dt:
|
03/19/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
METHOD AND INTEGRATED CIRCUIT FOR CAPACITOR MEASUREMENT WITH DIGITAL READOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10394445
|
Filing Dt:
|
03/20/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
HIGH SPEED WAFER SORT AND FINAL TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
10394893
|
Filing Dt:
|
03/21/2003
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
ELASTICITY BUFFER RESTARTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10396648
|
Filing Dt:
|
03/25/2003
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
LOW POWER, VARIABLE PRECISION DDA FOR 3D GRAPHICS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10396955
|
Filing Dt:
|
03/24/2003
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
LOW STRESS FLIP-CHIP PACKAGE FOR LOW-K SILICON TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
10397401
|
Filing Dt:
|
03/26/2003
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
SEGMENTED MOTION ESTIMATION WITH NO SEARCH FOR SMALL BLOCK SIZES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10397451
|
Filing Dt:
|
03/25/2003
|
Title:
|
HIGH-K DIELECTRIC BIRD'S BEAK OPTIMIZATIONS USING IN-SITU O2 PLASMA OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10397483
|
Filing Dt:
|
03/25/2003
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
CLOCK GENERATOR FOR PSEUDO DUAL PORT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10397488
|
Filing Dt:
|
03/26/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
SYSTEM AND METHOD OF TRANSFERRING DATA WORDS BETWEEN MASTER AND SLAVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10400252
|
Filing Dt:
|
03/27/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
LOW VIA RESISTANCE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10400278
|
Filing Dt:
|
03/27/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METAL PLANARIZATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10400279
|
Filing Dt:
|
03/27/2003
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
LOCAL INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10400310
|
Filing Dt:
|
03/27/2003
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
REDUCED PARTICULATE ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10402054
|
Filing Dt:
|
03/28/2003
|
Title:
|
INTEGRATED CIRCUIT HAVING ADAPTABLE CORE AND INPUT/OUTPUT REGIONS WITH MULTI-LAYER PAD TRACE CONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10403433
|
Filing Dt:
|
03/31/2003
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
HIGH DENSITY MEMORY WITH STORAGE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10403611
|
Filing Dt:
|
03/31/2003
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
LITHOGRAPHY LINE WIDTH MONITOR REFLECTING CHIP-WIDE AVERAGE FEATURE SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
10404306
|
Filing Dt:
|
03/31/2003
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
ON-CHIP SCAN CLOCK GENERATOR FOR ASIC TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10405666
|
Filing Dt:
|
04/02/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
CARBON-DOPED HARD MASK AND METHOD OF PASSIVATING STRUCTURES DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10406847
|
Filing Dt:
|
04/04/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
CHROMELESS PHASE SHIFT MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10407065
|
Filing Dt:
|
04/03/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
DECOUPLING CAPACITANCE ESTIMATION AND INSERTION FLOW FOR ASIC DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10408205
|
Filing Dt:
|
04/04/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR ACHIEVING TIMING CLOSURE IN FIXED PLACED DESIGNS AFTER IMPLEMENTING LOGIC CHANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10409499
|
Filing Dt:
|
04/08/2003
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
ANALOG CAPACITOR IN DUAL DAMASCENE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
10409569
|
Filing Dt:
|
04/08/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
METHODS AND SYSTEMS FOR IMPROVING DELAYED READ HANDLING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10409639
|
Filing Dt:
|
04/08/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
ARCHITECTURE FOR MASK PROGRAMMABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10409750
|
Filing Dt:
|
04/07/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
SELECTABLE AND UPDATABLE COMPUTER BOOT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10409859
|
Filing Dt:
|
04/09/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
WAFER BLADE CONTACT MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10410925
|
Filing Dt:
|
04/09/2003
|
Title:
|
MECHANICAL STRESS FREE PROCESSING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10412867
|
Filing Dt:
|
04/14/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
MODIFIED BINARY SEARCH FOR OPTIMIZING EFFICIENCY OF DATA COLLECTION TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
10413051
|
Filing Dt:
|
04/14/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
HIGH K GATE INSULATOR REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10414601
|
Filing Dt:
|
04/15/2003
|
Title:
|
DIELECTRIC BARRIER LAYER FOR INCREASING ELECTROMIGRATION LIFETIMES IN COPPER INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10414703
|
Filing Dt:
|
04/16/2003
|
Title:
|
TEST STRUCTURES FOR SIMULTANEOUS SWITCHING OUTPUT (SSO) ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
10414747
|
Filing Dt:
|
04/16/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
METHOD FOR DVD-SUBPICTURE COMPOSITING IN 420 CHROMA FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10417007
|
Filing Dt:
|
04/16/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
EXTENSIBLE IO TESTING IMPLEMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10417049
|
Filing Dt:
|
04/16/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
WAFER-MOUNTED MICRO-PROBING PLATFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10417366
|
Filing Dt:
|
04/16/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
SYSTEMS AND METHODS FOR STRIPED STORAGE MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10417706
|
Filing Dt:
|
04/17/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
METHOD FOR REDUCING RETICLE SET COST
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10417708
|
Filing Dt:
|
04/16/2003
|
Title:
|
WAFER CHUCKING APPARATUS AND METHOD FOR SPIN PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10418236
|
Filing Dt:
|
04/17/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
BUS INTERFACE FOR PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10418375
|
Filing Dt:
|
04/18/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
ION RECOIL IMPLANTATION AND ENHANCED CARRIER MOBILITY IN CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10418559
|
Filing Dt:
|
04/16/2003
|
Title:
|
THREE TRANSISTOR SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10418560
|
Filing Dt:
|
04/16/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
SELF-TIMED RELIABILITY AND YIELD VEHICLE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10420017
|
Filing Dt:
|
04/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
GROOMING SWITCH HARDWARE SCHEDULER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10420216
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
ROUTING STRUCTURE FOR TRANSCEIVER CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10420219
|
Filing Dt:
|
04/22/2003
|
Title:
|
DUAL CLOCK PACKAGE OPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10421068
|
Filing Dt:
|
04/23/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
PLANARIZATION WITH REDUCED DISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10421421
|
Filing Dt:
|
04/23/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
VISUAL WEAR CONFIRMATION POLISHING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10422270
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
PLASMA TREATMENT OF LOW DIELECTRIC CONSTANT DIELECTRIC MATERIAL TO FORM STRUCTURES USEFUL IN FORMATION OF METAL INTERCONNECTS AND/OR FILLED VIAS FOR INTERGRATED CIRCUIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10423081
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ANALYZING DATA OF AN SPI DATA BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10423082
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ANALYZING DATA OF A SAS/SATA DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10423096
|
Filing Dt:
|
04/25/2003
|
Title:
|
PAD CONDITIONING MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10423184
|
Filing Dt:
|
04/25/2003
|
Title:
|
METHOD FOR INCORPORATING GERMANIUM INTO A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10424236
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
METHOD FOR USE OF TERNARY CAM TO IMPLEMENT SOFTWARE PROGRAMMABLE CACHE POLICIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10424311
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
METHODS AND STRUCTURE FOR RAPID BACKGROUND INITIALIZATION OF A RAID LOGICAL UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10424939
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IMPROVED FAULT TOLERANCE DURING INITIALIZATION OF A RAID LOGICAL UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10425155
|
Filing Dt:
|
04/29/2003
|
Title:
|
DATAPATH BITSLICE TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10426418
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
SYSTEM METHOD FOR USE OF HARDWARE SEMAPHORES FOR RESOURCE RELEASE NOTIFICATION WHEREIN MESSAGES COMPRISES READ-MODIFY-WRITE OPERATION AND ADDRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10426549
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
METHOD FOR GENERATING TECH-LIBRARY FOR LOGIC FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10427609
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
AUTOMATED ANALYSIS OF RTL CODE CONTAINING ASIC VENDOR RULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10429312
|
Filing Dt:
|
05/05/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
DIGITAL GAUSSIAN NOISE SIMULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10429376
|
Filing Dt:
|
05/05/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
VARIABLE MASK FIELD EXPOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10430446
|
Filing Dt:
|
05/06/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
METHOD FOR CONSTRUCTING LOGIC CIRCUITS OF SMALL DEPTH AND COMPLEXITY FOR OPERATION OF INVERSION IN FINITE FIELDS OF CHARACTERISTIC 2
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10430529
|
Filing Dt:
|
05/05/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
METHOD FOR MINIMIZING RAID 0 DATA TRANSFER RATE VARIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10431940
|
Filing Dt:
|
05/08/2003
|
Title:
|
METAL-PROGRAMMABLE SINGLE-PORT SRAM ARRAY FOR DUAL-PORT FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10431945
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
METHOD AND DEVICE FOR A SCALABLE MEMORY BUILDING BLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10434028
|
Filing Dt:
|
05/08/2003
|
Title:
|
METHOD AND APPARATUS FOR FILTERING A CHEMICAL POLISHING SLURRY OF A WAFER FABRICATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10434715
|
Filing Dt:
|
05/09/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
BOWTIE AND T-SHAPED STRUCTURES OF L-SHAPED MESH IMPLEMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10435168
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
AUTOMATION OF THE DEVELOPMENT, TESTING, AND RELEASE OF A FLOW FRAMEWORK AND METHODOLOGY TO DESIGN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10435442
|
Filing Dt:
|
05/09/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
MULTIPLE ALTERNATING PHASE SHIFT TECHNOLOGY FOR AMPLIFYING RESOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10437149
|
Filing Dt:
|
05/13/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
METHOD FOR IMPROVING SELECTION PERFORMANCE BY USING AN ARBITRATION ELIMINATION SCHEME IN A SCSI TOPOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10438530
|
Filing Dt:
|
05/14/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
ADVANCED DESIGN FORMAT LIBRARY FOR INTEGRATED CIRCUIT DESIGN SYNTHESIS AND FLOORPLANNING TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
10438584
|
Filing Dt:
|
05/15/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
POSTING STATUS DATA IN DIGITAL TRANSPORT STREAM PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10439373
|
Filing Dt:
|
05/15/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING ENGINEERING CHANGE ORDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10441000
|
Filing Dt:
|
05/19/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
FLEXIBLE AND EXTENSIBLE IMPLEMENTATION OF SHARING TEST PINS IN ASIC
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10441651
|
Filing Dt:
|
05/19/2003
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
MULTIPLIER FOR MODULAR EXPONENTIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10442533
|
Filing Dt:
|
05/20/2003
|
Title:
|
FABRICATION OF TRENCHES WITH MULTIPLE DEPTHS ON THE SAME SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10443973
|
Filing Dt:
|
05/22/2003
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
RECONFIGURABLE COMPUTING BASED MULTI-STANDARD VIDEO CODEC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10444697
|
Filing Dt:
|
05/23/2003
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
EFFICIENT FILTERING OF RXLOS SIGNAL IN SERDES APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10445437
|
Filing Dt:
|
05/27/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD AND ARCHITECTURE FOR DETECTING RANDOM AND SYSTEMATIC TRANSISTOR DEGRADATION FOR TRANSISTOR RELIABILITY EVALUATION IN HIGH-DENSITY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
10447739
|
Filing Dt:
|
05/29/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD AND/OR APPARATUS FOR ANALYZING THE CONTENT OF A SURVEILLANCE IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10448082
|
Filing Dt:
|
05/29/2003
|
Title:
|
INTERCONNECT INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
10449471
|
Filing Dt:
|
05/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD AND/OR APPARATUS FOR REDUCING THE COMPLEXITY OF H.264 B-FRAME ENCODING USING SELECTIVE RECONSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
10452260
|
Filing Dt:
|
06/02/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
RECORDING AND DISPLAYING LOGIC CIRCUIT SIMULATION WAVEFORMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
10452262
|
Filing Dt:
|
06/02/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD FOR IMPROVING RATE-DISTORTION PERFORMANCE OF A VIDEO COMPRESSION SYSTEM THROUGH PARALLEL COEFFICIENT CANCELLATION IN THE TRANSFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10452360
|
Filing Dt:
|
06/02/2003
|
Title:
|
ELECTROPLATING TOOL FOR SEMICONDUCTOR MANUFACTURE HAVING ELECTRIC FIELD CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
10452472
|
Filing Dt:
|
05/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
COMMON STATE SEQUENCES IN A FINITE STATE MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10452689
|
Filing Dt:
|
06/02/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
PROCESS SKEW RESULTS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10453118
|
Filing Dt:
|
06/03/2003
|
Title:
|
METHOD OF INCORPORATING NITROGEN INTO METAL SILICATE BASED DIELECTRICS BY ENERGIZED NITROGEN ION BEAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10453133
|
Filing Dt:
|
06/02/2003
|
Title:
|
METHODS AND SYSTEMS FOR IMPROVING MIRROR PERFORMANCE VIA OPTIMIZED MULTI-CHANNEL UTILIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10453182
|
Filing Dt:
|
06/03/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
OPTICAL PROXIMITY CORRECTION METHOD USING WEIGHTED PRIORITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10453819
|
Filing Dt:
|
06/02/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
INTELLIGENT ENGINE FOR PROTECTION AGAINST INJECTED CROSSTALK DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10453821
|
Filing Dt:
|
06/02/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
LID LINER FOR CHEMICAL VAPOR DEPOSITION CHAMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10454027
|
Filing Dt:
|
06/04/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
METHOD TO SELECTIVELY IDENTIFY RELIABILITY RISK DIE BASED ON CHARACTERISTICS OF LOCAL REGIONS ON THE WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
10455489
|
Filing Dt:
|
06/04/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
STRAINED-SILICON FOR CMOS DEVICE USING AMORPHOUS SILICON DEPOSITION OR SILICON EPITAXIAL GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10456281
|
Filing Dt:
|
06/06/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10457138
|
Filing Dt:
|
06/09/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
RECONFIGURABLE MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10457942
|
Filing Dt:
|
06/09/2003
|
Title:
|
METHOD OF SHALLOW TRENCH ISOLATION FORMATION AND PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10458130
|
Filing Dt:
|
06/10/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
ELECTROMAGNETIC INTERFERENCE PACKAGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10458141
|
Filing Dt:
|
06/09/2003
|
Title:
|
COMPOSITE SPACER SCHEME WITH LOW OVERLAPPED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10458409
|
Filing Dt:
|
06/10/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
RE-CONFIGURABLE CONTENT ADDRESSABLE/DUAL PORT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10458547
|
Filing Dt:
|
06/09/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
INTELLIGENT CROSSTALK DELAY ESTIMATOR FOR INTEGRATED CIRCUIT DESIGN FLOW
|
|