|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13415430
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REDUCED LATENCY LOOP CORRECTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13415708
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
SYNCHRONIZED AND TIME AWARE L2 AND L3 ADDRESS LEARNING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13415898
|
Filing Dt:
|
03/09/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
DIGITAL-TO-ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13416443
|
Filing Dt:
|
03/09/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
STORAGE DEVICE HAVING WRITE SIGNAL WITH MULTIPLE-SLOPE DATA TRANSITION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13416609
|
Filing Dt:
|
03/09/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
SYSTEM AND METHOD FOR TAKING INTER-CLOCK CORRELATION INTO ACCOUNT IN ON-CHIP TIMING DERATING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13419009
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
DECISION FEEDFORWARD EQUALIZATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13422226
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
VOLTAGE MARGIN BASED BAUD RATE TIMING RECOVERY IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13422259
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
BAUD RATE TIMING RECOVERY FOR NYQUIST PATTERNS IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13422329
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
DYNAMIC DESKEW FOR BANG-BANG TIMING RECOVERY IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13422376
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
SAS EXPANDER AND METHOD TO ARBITRATE TRAFFIC IN A REDUNDANT EXPANDER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13422403
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
TAP ADAPTATION WITH A FULLY UNROLLED DECISION FEEDBACK EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13422450
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
PREDICTIVE SELECTION IN A FULLY UNROLLED DECISION FEEDBACK EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13422742
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR EFFICIENT DATA STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13422986
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
Systems and Methods for Compression Driven Variable Rate Decoding in a Data Processing System
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
13424747
|
Filing Dt:
|
03/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
BASIC CELL ARCHITECTURE FOR STRUCTURED ASICS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13425467
|
Filing Dt:
|
03/21/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
PHASE ALIGNMENT BETWEEN PHASE-SKEWED CLOCK DOMAINS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13425698
|
Filing Dt:
|
03/21/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR RAPID OFFLOADING OF CACHED DATA IN A VOLATILE CACHE MEMORY OF A STORAGE CONTROLLER TO A NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13426693
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR VARIABLE REDUNDANCY DATA PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13426714
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
Systems and Methods for Variable Rate Coding in a Data Processing System
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13426722
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
Systems and Methods for Mis-Correction Correction in a Data Processing System
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13428155
|
Filing Dt:
|
03/23/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
UNIFORM-FOOTPRINT PROGRAMMABLE-SKEW MULTI-STAGE DELAY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
13428862
|
Filing Dt:
|
03/23/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
Adaptive Voltage Scaling Using a Serial Interface
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13429606
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
BASE STATION TIMING CONTROL USING SYNCHRONOUS TRANSPORT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13431614
|
Filing Dt:
|
03/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
VICTIM PORT-BASED DESIGN FOR TEST AREA OVERHEAD REDUCTION IN MULTIPORT LATCH-BASED MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13432131
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR TASK MANAGEMENT IN STORAGE CONTROLLERS OF A CLUSTERED STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13432138
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR RESUMING BACKGROUND TASKS IN A CLUSTERED STORAGE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13432150
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IMPROVED BUFFER ALLOCATION IN A STORAGE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13432213
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IMPROVED PROCESSING OF I/O REQUESTS IN FAST PATH CIRCUITS OF A STORAGE CONTROLLER IN A CLUSTERED STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13432220
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR MANAGING VISIBILITY OF DEVICES IN A CLUSTERED STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13432223
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR LOAD BALANCING OF BACKGROUND TASKS BETWEEN STORAGE CONTROLLERS IN A CLUSTERED STORAGE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13432225
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR TRANSFERRING OWNERSHIP OF A LOGICAL VOLUME BY TRANSFER OF NATIVE-FORMAT METADATA IN A CLUSTERED STORAGE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13432232
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IMPLEMENTING LOGICAL DEVICE CONSISTENCY IN A CLUSTERED STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13432238
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IMPROVED I/O SHIPPING IN A CLUSTERED STORAGE SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13432394
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
Title:
|
FLASH CONTROLLER HARDWARE ARCHITECTURE FOR FLASH DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13433637
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
MEMORY DEVICE HAVING CONTROL CIRCUITRY FOR SENSE AMPLIFIER REACTION TIME TRACKING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13433693
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
Systems and Methods for External Priority Controlled Data Transfer
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13433742
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
Systems and Methods for Speculative Read Based Data Processing Priority
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13433851
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
FILE SYSTEM HINTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13434346
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
SCATTER GATHER LIST FOR DATA INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13434940
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR CORRELATING MULTIPLE TEST OUTPUTS OF AN INTEGRATED CIRCUIT ACQUIRED DURING SEPARATE INSTANCES OF AN EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13434954
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR UTILIZING EXTERNAL INTERFACES USED DURING NORMAL OPERATION OF A CIRCUIT TO OUTPUT TEST SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13434962
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR CORRELATION OF TEST SIGNALS ROUTED USING DIFFERENT SIGNALING PATHWAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13435613
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
Proxy Responder for Handling Anomalies in a Hardware System
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
13436073
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
MULTI-PROTOCOL BRIDGE WITH INTEGRATED PERFORMANCE ACCELERATING CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13438876
|
Filing Dt:
|
04/04/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
SYSTEM FOR PERFORMING FIRMWARE UPDATES ON A NUMBER OF DRIVES IN AN ARRAY WITH MINIMUM INTERRUPTION TO DRIVE I/O OPERATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13439660
|
Filing Dt:
|
04/04/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
ON-CHIP INTEGRATED CIRCUIT POWER MEASUREMENT CELL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13442081
|
Filing Dt:
|
04/09/2012
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR MPEG-2 TO H.264 VIDEO TRANSCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13442099
|
Filing Dt:
|
04/09/2012
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
AUTOMATION OF TIE CELL INSERTION, OPTIMIZATION AND REPLACEMENT BY SCAN FLIP-FLOPS TO INCREASE FAULT COVERAGE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13443691
|
Filing Dt:
|
04/10/2012
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
INPUT/OUTPUT CORE DESIGN AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13445270
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
MEMORY DEVICE HAVING MULTI-PORT MEMORY CELL WITH EXPANDABLE PORT CONFIGURATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13445308
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
SCAN-BASED CAPTURE AND SHIFT OF INTERFACE FUNCTIONAL SIGNAL VALUES IN CONJUNCTION WITH BUILT-IN SELF-TEST
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13445834
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
Multi-Section Non-Binary LDPC Decoder
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13445848
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
DATA PROCESSING SYSTEM WITH MULTIPLE DATA DECODERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13445858
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
Data Processing System with Out of Order Transfer
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13445878
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
MULTI-PATH DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13446111
|
Filing Dt:
|
04/13/2012
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
Data Processing System with Thermal Control
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13447741
|
Filing Dt:
|
04/16/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
STORAGE DEVICE HAVING DEGAUSS CIRCUITRY WITH SEPARATE CONTROL OF DEGAUSS SIGNAL STEADY STATE AND OVERSHOOT PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13449684
|
Filing Dt:
|
04/18/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
ALIGNMENT FOR MULTIPLE FIFO POINTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13450118
|
Filing Dt:
|
04/18/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR LUN MASKING IN A SWITCHING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13450204
|
Filing Dt:
|
04/18/2012
|
Title:
|
TIME-INTERLEAVED TRACK-AND-HOLD CIRCUIT USING DISTRIBUTED GLOBAL SINE-WAVE CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13450289
|
Filing Dt:
|
04/18/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR LOCATING AND CORRECTING DECODER MIS-CORRECTIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13452593
|
Filing Dt:
|
04/20/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
METHOD FOR SELECTIVE REPLICATION OF PHYSICAL DEVICES ON A VIRTUAL SELF-CONFIGURING ZONING EXPANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13452645
|
Filing Dt:
|
04/20/2012
|
Title:
|
SYSTEMS AND METHODS FOR LOCAL ITERATION DETERMINATION DURING DELAY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13452722
|
Filing Dt:
|
04/20/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CALIBRATION COASTING IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13452733
|
Filing Dt:
|
04/20/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
Systems and Methods for Back Step Data Decoding
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13453289
|
Filing Dt:
|
04/23/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
CIRCUIT TIMING ANALYSIS INCORPORATING THE EFFECTS OF TEMPERATURE INVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13454310
|
Filing Dt:
|
04/24/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
SELECTIVELY PLACING DATA IN THERMALLY CONSTRAINED MEMORY SYSTEMS TO DYNAMICALLY ADAPT TO CHANGING ENVIRONMENTAL CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13455744
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
Interconnect Congestion Reduction for Memory-Mapped Peripherals
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13455749
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IDENTIFYING SUPPORT FOR SUPER-STANDARD FEATURES IN COMMUNICATIONS BETWEEN SERIAL ATTACHED SCSI DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13455826
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR DETERMINING MAPPING INFORMATION INCONSISTENCIES IN I/O REQUESTS GENERATED FOR FAST PATH CIRCUITS OF A STORAGE CONTROLLER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13456338
|
Filing Dt:
|
04/26/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
LINUX I/O SCHEDULER FOR SOLID-STATE DRIVES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13456419
|
Filing Dt:
|
04/26/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
LOW POWER CONTENT ADDRESSABLE MEMORY HITLINE PRECHARGE AND SENSING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13459282
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
Systems and Methods for Data Decoder State Preservation During Extended Delay Processing
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13459289
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
Systems and Methods for Short Media Defect Detection Using Non-Binary Coded Information
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13459311
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
METHODS AND SYSTEMS FOR INSTANTANEOUS ONLINE CAPACITY EXPANSION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13459424
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
SCAN TEST CIRCUITRY WITH SELECTABLE TRANSITION LAUNCH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13459871
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
Receiver Having Limiter-Enhanced Data Eye Openings
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13460204
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
HARDWARE-BASED INTER-TRACK INTERFERENCE MITIGATION IN MAGNETIC RECORDING SYSTEMS WITH READ CHANNEL STORAGE OF CANCELATION DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13460243
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
MULTI-LAYER INTEGRATED TRANSMISSION LINE CIRCUITS HAVING A METAL ROUTING LAYER THAT REDUCES DIELECTRIC LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13460291
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT POWER GRID WITH IMPROVED ROUTING RESOURCES AND BYPASS CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13460605
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
TIMING ERROR SAMPLING GENERATOR AND A METHOD OF TIMING TESTING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13462539
|
Filing Dt:
|
05/02/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
NETWORK RESISTOR MODEL ANALYSIS TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13465214
|
Filing Dt:
|
05/07/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
DATA PROCESSING SYSTEM WITH FAILURE RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13466347
|
Filing Dt:
|
05/08/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR CONFIGURING A SERIAL ATTACHED SCSI DOMAIN VIA A UNIVERSAL SERIAL BUS INTERFACE OF A SERIAL ATTACHED SCSI EXPANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13467696
|
Filing Dt:
|
05/09/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
MULTI-PASS ROUTING TO REDUCE CROSSTALK
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13468124
|
Filing Dt:
|
05/10/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IMPROVED AND DYNAMIC ZONING IN SERIAL ATTACHED SCSI EXPANDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13468968
|
Filing Dt:
|
05/10/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
Symbol Flipping LDPC Decoding System
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13469141
|
Filing Dt:
|
05/11/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
METHOD FOR BROADCAST PROCESSING WITH REDUCED REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13469746
|
Filing Dt:
|
05/11/2012
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
METHOD FOR DETECTING SHORT BURST ERRORS IN LDPC SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13471659
|
Filing Dt:
|
05/15/2012
|
Title:
|
BOOTSTRAP SWITCH CIRCUIT WITH OVER-VOLTAGE PREVENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13472448
|
Filing Dt:
|
05/15/2012
|
Title:
|
UNIPOLAR CURRENT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13472537
|
Filing Dt:
|
05/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
Self-Calibrating Differential Current Circuit
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13473099
|
Filing Dt:
|
05/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
SCAN CONTROLLER CONFIGURED TO CONTROL SIGNAL VALUES APPLIED TO SIGNAL LINES OF CIRCUIT CORE INPUT INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13474029
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
MEMORY DEVICE HAVING CONTROL CIRCUITRY CONFIGURED FOR CLOCK-BASED WRITE SELF-TIME TRACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13474068
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
OPTICAL SOURCE DRIVER CIRCUIT WITH CONTROLLABLE TERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13474660
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR NON-BINARY LDPC ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13474664
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR HARDWARE FLEXIBLE LOW DENSITY PARITY CHECK CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13474668
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
Systems and Methods for Symbol Re-Grouping Decoding Processing
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13474672
|
Filing Dt:
|
05/17/2012
|
Title:
|
SYSTEMS AND METHODS FOR DUAL BINARY AND NON-BINARY DECODING PROCESSING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13474770
|
Filing Dt:
|
05/18/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
STORAGE PROCESSOR FOR EFFICIENT SCALING OF SOLID STATE STORAGE
|
|