|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09007913
|
Filing Dt:
|
01/16/1998
|
Title:
|
"INTERRUPT CAPTURE AND HOLD MECHANISM"
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09008109
|
Filing Dt:
|
01/16/1998
|
Title:
|
METHOD AND APPARATUS FOR DIGITAL INTERFERENCE REJECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09009580
|
Filing Dt:
|
01/20/1998
|
Title:
|
THERMALLY-ENHANCED FLIP CHIP IC PACKAGE WITH EXTRUDED HEATSPREADER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09010395
|
Filing Dt:
|
01/21/1998
|
Title:
|
RESYNTHESIS METHOD FOR SIGNIFICANT DELAY REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09010396
|
Filing Dt:
|
01/21/1998
|
Title:
|
TIMING-DRIVEN PLACEMENT METHOD UTILIZING NOVEL INTERCONNECT DELAY MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09010938
|
Filing Dt:
|
01/22/1998
|
Title:
|
UNIVERSAL DECODER TEST BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09012076
|
Filing Dt:
|
01/22/1998
|
Title:
|
FREQUENCY CONTROL ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09013510
|
Filing Dt:
|
01/26/1998
|
Title:
|
PROCESS MONITOR CIRCUITRY FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09013818
|
Filing Dt:
|
01/27/1998
|
Title:
|
BUS BRIDGE ARCHITECTURE FOR A DATA PROCESSING SYSTEM CAPABLE OF SHARING PROCESSING LOAD AMONG A PLURALITY OF DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09017378
|
Filing Dt:
|
02/03/1998
|
Title:
|
METHOD FOR OPTIMIZING ROUTING MESH SEGMENT WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09018185
|
Filing Dt:
|
02/04/1998
|
Title:
|
METHOD AND APPARATUS FOR DIGITAL FILTRATION OF SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09018602
|
Filing Dt:
|
02/04/1998
|
Title:
|
METHOD AND SYSTEM FOR DETECTING AND CORRECTING IN-PHASE/QUADRATURE IMBALANCE IN DIGITAL COMMUNICATION RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09018677
|
Filing Dt:
|
02/04/1998
|
Title:
|
SYSTEM FOR IMPROVING THE PERFORMANCE AT LOW SIGNAL-TO-NOISE RATIOS OF RECEIVERS WITH VITERBI DECODERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09018678
|
Filing Dt:
|
02/04/1998
|
Title:
|
METHOD FOR CHOOSING CODING SCHEMES, MAPPINGS AND PUNCTURING RATES FOR MODULATIONS/ENCODING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09018679
|
Filing Dt:
|
02/04/1998
|
Title:
|
METHOD AND SYSTEM FOR AUTOMATIC INVARIANCY COMPENSATION IN DIGITAL COMMUNICATION RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09019264
|
Filing Dt:
|
02/05/1998
|
Title:
|
MEMORY DEVICE INCLUDING A COLUMN DECODER FOR DECODING FIVE COLUMNS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09020029
|
Filing Dt:
|
02/06/1998
|
Title:
|
LOCAL INTERCONNECTION PROCESS FOR PREVENTING DOPANT CROSS DIFFUSION IN SHARED GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09021356
|
Filing Dt:
|
02/10/1998
|
Title:
|
SYSTEM AND METHOD FOR MANAGING INFORMATION EXCHANGES IN A DISK INTERFACE CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09022350
|
Filing Dt:
|
02/11/1998
|
Title:
|
SYSTEM AND METHOD FOR PEER-TO-PEER ACCELERATED I/O SHIPPING BETWEEN HOST BUS ADAPTERS IN CLUSTERED COMPUTER NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09022353
|
Filing Dt:
|
02/11/1998
|
Title:
|
REDUCED VOLTAGE QUIESCENT CURRENT TEST METHODOLOGY FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09022588
|
Filing Dt:
|
02/12/1998
|
Title:
|
USE OF CORROSION INHIBITING COMPOUNDS IN POST-ETCH CLEANING PROCESSES OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09024919
|
Filing Dt:
|
02/17/1998
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONOUSLY TRANSFERRING SIGNALS BETWEEN CLOCK DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09026790
|
Filing Dt:
|
02/20/1998
|
Title:
|
AUTOMATIC SYNTHESIS SCRIPT GENERATION FOR SYNOPSYS DESIGN COMPILER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09027283
|
Filing Dt:
|
02/20/1998
|
Title:
|
RTL ANALYSIS FOR IMPROVED LOGIC SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09027307
|
Filing Dt:
|
02/20/1998
|
Title:
|
METHOD OF SINGLE STEP DAMASCENE PROCESS FOR DEPOSITION AND GLOBAL PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09027399
|
Filing Dt:
|
02/20/1998
|
Title:
|
BUFFERING TREE ANALYSIS IN MAPPED DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09027423
|
Filing Dt:
|
02/20/1998
|
Title:
|
INTERNAL CLOCK HANDLING IN SYNTHESIS SCRIPT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09027429
|
Filing Dt:
|
02/20/1998
|
Title:
|
METHOD OF HANDLING MACRO COMPONENTS IN CIRCUIT DESIGN SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09027438
|
Filing Dt:
|
02/20/1998
|
Title:
|
EFFICIENT TOP-DOWN CHARACTERIZATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09027501
|
Filing Dt:
|
02/20/1998
|
Title:
|
NETLIST ANALYSIS TOOL BY DEGREE OF CONFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09027512
|
Filing Dt:
|
02/20/1998
|
Title:
|
METHOD OF ACCESSING THE GENERIC NETLIST CREATED BY SYNOPSYS DESIGN COMPILIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09027520
|
Filing Dt:
|
02/20/1998
|
Title:
|
RTL ANALYSIS TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09031956
|
Filing Dt:
|
02/26/1998
|
Title:
|
STANDARD CELL INTEGRATED CIRCUIT LAYOUT DEFINITION HAVING FUNCTIONALLY UNCOMMITTED BASE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09032322
|
Filing Dt:
|
02/27/1998
|
Title:
|
DATA STORAGE SYSTEM AND METHODS USING DIFFRACTIVE NEAR-FIELD OPTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09034544
|
Filing Dt:
|
03/03/1998
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR APPLICATION OF PROXIMITY CORRECTION WITH UNITARY SEGMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09034550
|
Filing Dt:
|
03/03/1998
|
Title:
|
METHOD OF PROXIMITY CORRECTION WITH RELATIVE SEGMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09034658
|
Filing Dt:
|
03/03/1998
|
Title:
|
METHOD AND APPARATUS FOR GENERAL SYSTEMATIC APPLICATION OF PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09034965
|
Filing Dt:
|
03/04/1998
|
Title:
|
SENSE TIME REDUCTION USING MIDLEVEL PRECHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09035110
|
Filing Dt:
|
03/04/1998
|
Title:
|
RETICLE AND METHOD OF DESIGN TO CORRECT PATTERN FOR DEPTH OF FOCUS PROBLEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09035395
|
Filing Dt:
|
03/05/1998
|
Title:
|
FREQUENCY TRACKING ARRANGEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09036897
|
Filing Dt:
|
03/09/1998
|
Title:
|
HIGH SPEED SERIAL LINE TRANSCEIVERS INTEGRATED INTO A CACHE CONTROLLER COMPONENT TO SUPPORT COHERENT MEMORY TRANSACTIONS IN A LOOSELY COUPLED NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09037588
|
Filing Dt:
|
03/09/1998
|
Title:
|
COMPOSITE SEMICONDUCTOR GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09038684
|
Filing Dt:
|
03/09/1998
|
Title:
|
METHOD OF FORMING VARIABLE THICKNESS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09040086
|
Filing Dt:
|
03/17/1998
|
Title:
|
SYSTEM AND METHOD FOR ESTABLISHING UNIQUE SEQUENCE IDENTIFICATION IN AN INFORMATION EXCHANGE OF A SYSTEM NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09042230
|
Filing Dt:
|
03/13/1998
|
Title:
|
METHOD AND APPARATUS FOR NETLIST FILTERING AND CELL PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09045062
|
Filing Dt:
|
03/19/1998
|
Title:
|
CORROSION SENSITIVITY STRUCTURES FOR VIAS AND CONTACT HOLES IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09045190
|
Filing Dt:
|
03/20/1998
|
Title:
|
ESTIMATION OF VOLTAGE DROP AND CURRENT DENSITIES IN ASIC POWER SUPPLY MESH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09045256
|
Filing Dt:
|
03/20/1998
|
Title:
|
ROBUST INTERFACE FOR HIGH SPEED MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09045738
|
Filing Dt:
|
03/19/1998
|
Title:
|
RETICLE BASED SKEW LOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
09046113
|
Filing Dt:
|
03/20/1998
|
Title:
|
STRUCTURE AND METHOD FOR MEASURING INTERFACE RESISTANCE IN MULTIPLE INTERFACE CONTACTS AND VIA STRUCTURES IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09046242
|
Filing Dt:
|
03/23/1998
|
Title:
|
ISOLATION METHOD UTILIZING A HIGH PRESSURE OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09046781
|
Filing Dt:
|
03/23/1998
|
Title:
|
OUTPUT DRIVE CIRCUIT TOLERANT OF HIGHER VOLTAGE SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09047772
|
Filing Dt:
|
03/25/1998
|
Title:
|
SYSTEM AND METHOD FOR COORDINATING COMPETING REGISTER ACCESSES BY MULTIPLE BUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09047877
|
Filing Dt:
|
03/25/1998
|
Title:
|
PULSE REJECTION CIRCUIT MODEL PROGRAM AND TECHNIQUE IN VHDL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09049316
|
Filing Dt:
|
03/27/1998
|
Title:
|
MEMORY CONTROLLER WITH ERROR CORRECTION MEMORY TEST APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09049412
|
Filing Dt:
|
03/27/1998
|
Title:
|
DEVICE AND METHOD FOR EFFICIENT DECODING WITH TIME REVERSED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09049500
|
Filing Dt:
|
03/27/1998
|
Title:
|
PRIORITY ARBITER WITH SHIFTING SEQUENTIAL PRIORITY SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
09049852
|
Filing Dt:
|
03/27/1998
|
Title:
|
REFRESH SAMPLING BUILT-IN SELF TEST AND REPAIR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09049890
|
Filing Dt:
|
03/27/1998
|
Title:
|
SYSTEM AND METHOD FOR RAPIDLY DECODING SUB-PICTURES IN A DVD PLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09050674
|
Filing Dt:
|
03/30/1998
|
Title:
|
EMBEDDED DRAM WITH NOISE-PROTECTING SUBSTRATE ISOLATION WELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09050823
|
Filing Dt:
|
03/30/1998
|
Title:
|
METHOD FOR DESIGNING APPLICATION SPECIFIC INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09050824
|
Filing Dt:
|
03/30/1998
|
Title:
|
PLD/ASIC HYBRID INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09052043
|
Filing Dt:
|
03/30/1998
|
Title:
|
METHOD FOR REPAIRING AN ASIC MEMORY WITH REDUNDANCY ROW AND INPUT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09052273
|
Filing Dt:
|
03/30/1998
|
Title:
|
MBEDDED DRAM WITH NOISE PROTECTING SHIELDING CONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09052274
|
Filing Dt:
|
03/30/1998
|
Title:
|
DRAM WITH BUILT-IN NOISE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09052279
|
Filing Dt:
|
03/30/1998
|
Title:
|
EMBEDDED DRAM WITH NOISE-PROTECTED DIFFERENTIAL CAPACITOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09052713
|
Filing Dt:
|
03/31/1998
|
Title:
|
SYSTEM FOR MODULAR STATE MACHINE WITH REDUCED CIRCUITRY DUE TO REDUCED LEVEL OF REPETITION OF THE SAME SEQUENCES OF STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09052714
|
Filing Dt:
|
03/31/1998
|
Title:
|
SYSTEM FOR PACKET COMMUNICATION WHERE RECEIVED PACKET IS STORED EITHER IN A FIFO OR IN BUFFER STORAGE BASED ON SIZE OF RECEIVED PACKET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09052715
|
Filing Dt:
|
03/31/1998
|
Title:
|
METHOD AND SYSTEM FOR CONVERTING COMPUTER PERIPHERAL EQUIPMENT TO SCSI-COMPLIANT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09052793
|
Filing Dt:
|
03/31/1998
|
Title:
|
METHOD OF FORMING A TRENCH CAPACITOR EXTENDING BETWEEN AN UPPER AND A LOWER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09052849
|
Filing Dt:
|
03/31/1998
|
Title:
|
DIGITAL VARIABLE CLOCK DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09052853
|
Filing Dt:
|
03/31/1998
|
Title:
|
METHOD AND APPARATUS FOR ARBITRATING ACCESS TO MULTIPLE BUSES IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09052854
|
Filing Dt:
|
03/31/1998
|
Title:
|
HARDWARE ASSISTED MASK READ/WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09052884
|
Filing Dt:
|
03/31/1998
|
Title:
|
REMOVING SOLDER FROM INTEGRATED CIRCUITS FOR FAILURE ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09052890
|
Filing Dt:
|
03/31/1998
|
Title:
|
APPARATUS, AND ASSOCIATED METHOD, FOR GENERATING MULTI-BIT LENGTH SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09052894
|
Filing Dt:
|
03/31/1998
|
Title:
|
BLOCK CODING METHOD AND SYSTEM FOR FAILURE RECOVERY IN DISK ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09052914
|
Filing Dt:
|
03/31/1998
|
Title:
|
METHOD OF DETERMINING DELAY IN LOGIC CELL MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09053357
|
Filing Dt:
|
04/01/1998
|
Title:
|
BONDABLE ANODIZED ALUMINUM HEATSPREADER FOR SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09053833
|
Filing Dt:
|
04/01/1998
|
Title:
|
TESTING SYNCHRONIZATION CIRCUITRY USING DIGITAL SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09054279
|
Filing Dt:
|
04/02/1998
|
Title:
|
METHOD AND SYSTEM FOR ALIGNMENT OF OPENINGS IN SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09054849
|
Filing Dt:
|
04/03/1998
|
Title:
|
SINGLE CHIP PROTOCOL ENGINE AND DATA FORMATTER APPARATUS FOR OFF CHIP HOST MEMORY TO LOCAL MEMORY TRANSFER AND CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09054850
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD AND APPARATUS FOR MANAGING ACCESS TO A LOOP IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
09055018
|
Filing Dt:
|
04/03/1998
|
Title:
|
LOW POWER PROGRAMMABLE FUSE STRUCTURES AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09057104
|
Filing Dt:
|
04/07/1998
|
Title:
|
NEAR NYQUIST RATE VARIABLE RATE RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09057188
|
Filing Dt:
|
04/08/1998
|
Title:
|
METHOD AND SYSTEM WHICH PERMITS LOGIC SIGNAL ROUTING OVER ON-CHIP MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09059243
|
Filing Dt:
|
04/13/1998
|
Title:
|
CHARGE PUMP FOR PHASE LOCKED LOOP INCLUDING MAIN AND AUXILIARY PUMP CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09059943
|
Filing Dt:
|
04/14/1998
|
Title:
|
FULLY INTEGRATED PHASE-LOCKED LOOP WITH RESISTOR-LESS LOOP FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09061435
|
Filing Dt:
|
04/16/1998
|
Title:
|
DEVICE AND METHOD FOR CHARACTERIZING SIGNAL SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09061972
|
Filing Dt:
|
04/17/1998
|
Title:
|
INTEGRATED CIRCUIT I/O BUFFER HAVING PASS GATE PROTECTION WITH RC DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09062205
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR LOCAL OPTIMIZATION OF THE GLOBAL ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09062217
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR HIERARCHICAL GLOBAL ROUTING DESCEND
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09062218
|
Filing Dt:
|
04/17/1998
|
Title:
|
NET ROUTING USING BASIS ELEMENT DECOMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09062219
|
Filing Dt:
|
04/17/1998
|
Title:
|
MEMORY-SAVING METHOD AND APPARATUS FOR PARTITIONING HIGH FANOUT NETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09062246
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR COARSE GLOBAL ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09062254
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD FOR I/O DEVICE LAYOUT DURING INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09062309
|
Filing Dt:
|
04/17/1998
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR PARALLEL SIMULTANEOUS GLOBAL AND DETAIL ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09062310
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR MINIMIZATION OF PROCESS DEFECTS WHILE ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09062418
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR PARALLEL ROUTING LOCKING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09062432
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR PARALLEL STEINER TREE ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09062598
|
Filing Dt:
|
04/17/1998
|
Title:
|
AUDIO DECODER CORE CONSTANTS ROM OPTIMIZATION
|
|