Total properties:
21
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09910217
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR TOPOGRAPHY DEPENDENT SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10359061
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
APPARATUS AND METHOD FOR TOPOGRAPHY DEPENDENT SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10742247
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH TRANSMIT PHASE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10763849
|
Filing Dt:
|
01/22/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
APPARATUS AND METHOD FOR TOPOGRAPHY DEPENDENT SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10881433
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
MEMORY DEVICE HAVING PROGRAMMABLE DRIVE STRENGTH SETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10882879
|
Filing Dt:
|
06/30/2004
|
Title:
|
INTEGRATED CIRCUIT DEVICE THAT STORES A VALUE REPRESENTATIVE OF A DRIVE STRENGTH SETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
11073403
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR TOPOGRAPHY DEPENDENT SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
11181411
|
Filing Dt:
|
07/13/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE THAT STORES A VALUE REPRESENTATIVE OF AN EQUALIZATION CO-EFFICIENT SETTING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11672018
|
Filing Dt:
|
02/06/2007
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
Integrated Circuit Device that Stores a Value Representative of an Equalization Co-Efficient Setting
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11929974
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT MEMORY DEVICE AND SIGNALING METHOD FOR ADJUSTING DRIVE STRENGTH BASED ON TOPOGRAPHY OF INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11929980
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE AND SIGNALING METHOD WITH TOPOGRAPHIC DEPENDENT EQUALIZATION COEFFICIENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11929985
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE AND SIGNALING METHOD WITH PHASE CONTROL BASED ON INFORMATION IN EXTERNAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12479679
|
Filing Dt:
|
06/05/2009
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
SYSTEM AND DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING A RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
13196840
|
Filing Dt:
|
08/02/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
MEMORY CONTROLLER AND METHOD UTILIZING EQUALIZATION CO-EFFICIENT SETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13535228
|
Filing Dt:
|
06/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
Chip Having Register to Store Value that Represents Adjustment to Reference Voltage
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13853978
|
Filing Dt:
|
03/29/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
CHIP HAVING REGISTER TO STORE VALUE THAT REPRESENTS ADJUSTMENT TO REFERENCE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14321718
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
Chip Having Register to Store Value that Represents Adjustment to Reference Voltage
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14682926
|
Filing Dt:
|
04/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
CHIP HAVING PORT TO RECEIVE VALUE THAT REPRESENTS ADJUSTMENT TO TRANSMISSION PARAMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
14683290
|
Filing Dt:
|
04/10/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
CHIP HAVING PORT TO RECEIVE VALUE THAT REPRESENTS ADJUSTMENT TO OUTPUT DRIVER PARAMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
14683324
|
Filing Dt:
|
04/10/2015
|
Publication #:
|
|
Pub Dt:
|
07/30/2015
| | | | |
Title:
|
CHIP HAVING REGISTER TO STORE VALUE THAT REPRESENTS ADJUSTMENT TO OUTPUT DRIVE STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14686522
|
Filing Dt:
|
04/14/2015
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
CHIP STORING A VALUE THAT REPRESENTS ADJUSTMENT TO OUTPUT DRIVE STRENGTH
|
|