Total properties:
89
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08381944
|
Filing Dt:
|
12/20/1994
|
Title:
|
NON-VOLTILE MEMORY DEVICE, NON-VOLATILE MEMORY CELL AND METHOD OF ADJUSTING THE THRESHOLD VALUE OF THE NON-VOLATILE MEMORY CELL AND EACH OF PLURAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08516830
|
Filing Dt:
|
08/18/1995
|
Title:
|
ELECTRICALLY-ERASABLE ROM WITH PULSE-DRIVEN MEMORY CELL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08692861
|
Filing Dt:
|
07/30/1996
|
Title:
|
ELECTRICALLY-ERASABLE AND PROGRAMMABLE ROM WITH PULSE-DRIVEN MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08692862
|
Filing Dt:
|
07/30/1996
|
Title:
|
ELECTRICALLY-ERASABLE ROM WITH PULSE-DRIVEN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08716527
|
Filing Dt:
|
09/19/1996
|
Title:
|
NON-VOLATILE MEMORY WITH FLOATING GATE TYPE CELL TRANSISTORS AND METHOD FOR ADJUSTING THRESHOLD VALVES OF THESE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
09011450
|
Filing Dt:
|
07/09/1998
|
Title:
|
NONVOLATILE MEMORY DEVICE WITH VERIFY FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09461911
|
Filing Dt:
|
12/15/1999
|
Title:
|
TIMESTAMP-BASED TIMING RECOVERY FOR CABLE MODEM MEDIA ACCESS CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09666164
|
Filing Dt:
|
09/19/2000
|
Title:
|
Reducing jitter in mixed-signal circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09709317
|
Filing Dt:
|
11/13/2000
|
Title:
|
TESTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09717296
|
Filing Dt:
|
11/22/2000
|
Title:
|
AN ELECTRONICALLY REWRITABLE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09726615
|
Filing Dt:
|
12/01/2000
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
Title:
|
Apparatus for analyzing failure for semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09731710
|
Filing Dt:
|
12/08/2000
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
OPERATIONAL AMPLIFIER AND ITS OFFSET CANCEL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
09739288
|
Filing Dt:
|
12/19/2000
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE TESTING CONTACTOR HAVING A CIRCUIT-SIDE CONTACT PIECE AND TEST-BOARD-SIDE CONTACT PIECE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09755023
|
Filing Dt:
|
01/08/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
CONTACTOR HAVING CONDUCTIVE PARTICLES IN A HOLE AS A CONTACT ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09764415
|
Filing Dt:
|
01/19/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE TESTING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09769249
|
Filing Dt:
|
01/26/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
OPERATIONAL AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09769534
|
Filing Dt:
|
01/26/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
-- POWER ON RESET CIRCUIT/METHOD FOR INITIALIZING AN INTEGRATED CIRCUIT ---
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
09775639
|
Filing Dt:
|
02/05/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
CHARGE COUPLED DEVICE FOR OUTPUTTING IMAGE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09776889
|
Filing Dt:
|
02/06/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
INTERNAL VOLTAGE GENERATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09778775
|
Filing Dt:
|
02/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
IEEE-1394 STANDARDIZED APPARATUS AND CONFIGURATION METHOD THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
09785330
|
Filing Dt:
|
02/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
IMAGE SENSOR WITH STABILIZED BLACK LEVEL AND LOW POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09789490
|
Filing Dt:
|
02/22/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
METHOD OF DESIGNING A LAYOUT OF AN LSI CHIP, AND A COMPUTER PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
09789863
|
Filing Dt:
|
02/21/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
SYNCHRONIZATION ESTABLISHING DEVICE, METHOD OF ESTABLISHING SYNCHRONIZATION, AND RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09790573
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE ALLOWING STATIC-CHARGE TOLERANCE TEST BETWEEN BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09790612
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE CONDUCTING A LATE-WRITE OPERATION AND CONTROLLING A TEST READ-OPERATION TO READ DATA NOT FROM A DATA LATCH CIRCUIT BUT FROM A MEMORY CORE CIRCUIT REGARDLESS OF WHETHER A PRECEDING ADDRESS AND A PRESENT ADDRESS MATCH EACH OTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09790698
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
MICROCONTROLLER WITH IMPROVED ACCESS EFFICIENCY OG INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09791815
|
Filing Dt:
|
02/26/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09793602
|
Filing Dt:
|
02/27/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09793603
|
Filing Dt:
|
02/27/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
09793876
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
DIGITAL SIGNAL DETECTOR, DIGITAL DEMODULATOR, METHOD FOR DETECTING DIGITAL SIGNAL, AND METHOD FOR SYNCHRONOUS DETECTING BY DIGITAL DEMODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09805103
|
Filing Dt:
|
03/14/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
DIFFERENTIAL AMPLIFIER HAVING IMPROVED BALANCE AND LINEARITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
09814758
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
APPARATUS FOR CHANGING PULSE WIDTH MODULATION AT DESIRED TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09814771
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
AN INPUT SIGNAL RECEIVING CIRUIT FOR SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09817179
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09817201
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
09817312
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
Title:
|
SYNCHRONIZING PATTERN POSITION DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
09818350
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
OVERSAMPLING FIR FILTER, METHOD FOR CONTROLLING THE SAME, SEMICONDUCTOR INTEGRATED CIRCUIT HAVING THE SAME, AND COMMUNICATION SYSTEM FOR TRANSMITTING DATA FILTERED BY THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09820714
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
RESETTING CIRCUIT INDEPENDENT OF A TRANSISTOR'S THRESHOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09820719
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
INPUT/OUTPUT INTERFACING CIRCUIT, INPUT/OUTPUT INTERFACE, AND SEMICONDUCTOR DEVICE HAVING INPUT/OUTPUT INTERFACING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09843820
|
Filing Dt:
|
04/30/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING CIRCUIT FOR CHANGING TIMING OF INACTIVATING POWER-ON RESETTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09859259
|
Filing Dt:
|
05/18/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR CONTROLLING ACTIVATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09859489
|
Filing Dt:
|
05/18/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
MEMORY SYSTEM AND MEMORY CONTROLLER WITH RELIABLE DATA LATCH OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09864274
|
Filing Dt:
|
05/25/2001
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH OUTPUT LATCH CIRCUIT OUTPUTTING COMPLEMENTARY DATA AT HIGH SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09883393
|
Filing Dt:
|
06/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09884117
|
Filing Dt:
|
06/20/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUCED CURRENT CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09892748
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY, AND MEMORY ACCESS METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09901628
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09906675
|
Filing Dt:
|
07/18/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE TEST DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09907002
|
Filing Dt:
|
07/17/2001
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
DEMODULATION APPARATUS, BROADCASTING SYSTEM AND BROADCAST RECEIVING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09911374
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH CONCURRENT REFRESH AND DATA ACCESS OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09921578
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
LOW POWER CIRCUIT WITH PROPER SLEW RATE BY AUTOMATIC ADJUSTMENT OF BIAS CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
09922742
|
Filing Dt:
|
08/07/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
CLOCK SYNCHRONIZED DYNAMIC MEMORY AND CLOCK SYNCHRONIZED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09924469
|
Filing Dt:
|
08/09/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A SECOND VOLTAGE SUPPLIER SUPPLYING TRANSFER GATES WITH A SECOND VOLTAGE HIGHER THAN A FIRST VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09924779
|
Filing Dt:
|
08/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
09928803
|
Filing Dt:
|
08/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
FIR FILTER,METHOD OF OPERATING THE SAME, SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING FIR FILTER, AND COMMUNICATION SYSTEM FOR TRANSMITTING DATA FILTERED BY FIR FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09929041
|
Filing Dt:
|
08/15/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE MAKING RELIABLE INITIAL SETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09929354
|
Filing Dt:
|
08/15/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING MEMORY WITH EFFECTIVE PRECHARGING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09929357
|
Filing Dt:
|
08/15/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09931757
|
Filing Dt:
|
08/20/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SRAM INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09949088
|
Filing Dt:
|
09/10/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
DELAY CHARACTERISTIC ANALYZING METHOD AND DELAY CHARACTERISTIC ANALYZING SYSTEM FOR A CUSTOM LSI
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09962584
|
Filing Dt:
|
09/26/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DUMMY PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09964508
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09968782
|
Filing Dt:
|
10/03/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
SEGMENTED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09970657
|
Filing Dt:
|
10/05/2001
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09972151
|
Filing Dt:
|
10/09/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
MULTIPLEXER WITH DUMMY SWITCHES IN NORMALLY OFF STATE TO INCREASE OPERATING SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09972943
|
Filing Dt:
|
10/10/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
PRECHARGE CIRCUIT WITH SMALL WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09987279
|
Filing Dt:
|
11/14/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
REDUCING JITTER IN MIXED-SIGNAL INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09994753
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH DUMMY PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09996616
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
10014408
|
Filing Dt:
|
12/14/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
IC CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
10033798
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING CLOCK MODULATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10033938
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
METHOD FOR LAYOUT DESIGN AND TIMING ADJUSTMENT OF LOGICALLY DESIGNED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10046308
|
Filing Dt:
|
01/16/2002
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10060392
|
Filing Dt:
|
02/01/2002
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
10062544
|
Filing Dt:
|
02/05/2002
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
APPARATUS FOR ANALYZING FAILURE FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10171686
|
Filing Dt:
|
06/17/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR MASKING ALL BITS IN A TEST WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10178519
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
INPUT/OUTPUT INTERFACING CIRCUIT, INPUT/OUTPUT INTERFACE, AND SEMICONDUCTOR DEVICE HAVING INPUT/OUT INTERFACING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10178559
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
INPUT/OUTPUT INTERFACING CIRCUIT, INPUT/OUTPUT INTERFACE, AND SEMICONDUCTOR DEVICE HAVING INPUT/OUT INTERFACING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10287495
|
Filing Dt:
|
11/05/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE CONDUCTING A LATE-WRITE OPERATION AND CONTROLLING A TEST READ-OPERATION TO READ DATA NOT FROM A DATA LATCH CIRCUIT BUT FROM A MEMORY CORE CIRCUIT REGARDLESS OF WHETHER A PRECEDING ADDRESS AND A PRESENT ADDRESS MATCH EACH OTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10316121
|
Filing Dt:
|
12/11/2002
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10345340
|
Filing Dt:
|
01/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
SUBSTRATE VOLTAGE SELECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10357372
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
ELECTRONICALLY REWRITABLE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10373072
|
Filing Dt:
|
02/26/2003
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
Title:
|
CONTACTOR HAVING CONDUCTIVE PARTICLES IN A HOLE AS A CONTACT ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10626743
|
Filing Dt:
|
07/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
REDUCING JITTER IN MIXED-SIGNAL INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10770749
|
Filing Dt:
|
02/04/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10896048
|
Filing Dt:
|
07/22/2004
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH DUMMY PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
11023530
|
Filing Dt:
|
12/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
CONTACTOR HAVING CONDUCTIVE PARTICLES IN A HOLE AS A CONTACT ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11147167
|
Filing Dt:
|
06/08/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE TESTING CONTACTOR HAVING A CIRCUIT-SIDE CONTACT PIECE AND TEST-BOARD-SIDE CONTACT PIECE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11327497
|
Filing Dt:
|
01/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
CONTACTOR HAVING CONDUCTIVE PARTICLES IN A HOLE AS A CONTACT ELECTRODE
|
|