Total properties:
144
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11261873
|
Filing Dt:
|
10/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
INTEGRATED CIRCUIT USING COMPLEMENTARY JUNCTION FIELD EFFECT TRANSISTOR AND MOS TRANSISTOR IN SILICON AND SILICON ALLOYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11450112
|
Filing Dt:
|
06/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
|
Title:
|
SELF ALIGNED GATE JFET STRUCTURE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11451886
|
Filing Dt:
|
06/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
|
Title:
|
SCALABLE PROCESS AND STRUCTURE FOR JFET FOR SMALL AND DECREASING LINE WIDTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11452442
|
Filing Dt:
|
06/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
|
Title:
|
CIRCUIT CONFIGURATIONS HAVING FOUR TERMINAL JFET DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11484402
|
Filing Dt:
|
07/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
|
Title:
|
OXIDE ISOLATED METAL SILICON-GATE JFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11495908
|
Filing Dt:
|
07/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
|
Title:
|
LEVEL SHIFTING CIRCUIT HAVING JUNCTION FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11502172
|
Filing Dt:
|
08/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
|
Title:
|
JFET WITH BUILT IN BACK GATE IN EITHER SOI OR BULK SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11515252
|
Filing Dt:
|
09/01/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
|
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR INPUT BUFFER LEVEL SHIFTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11590265
|
Filing Dt:
|
10/31/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, DESIGN METHOD AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11635004
|
Filing Dt:
|
12/07/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
|
Title:
|
METHOD OF PRODUCING AND OPERATING A LOW POWER JUNCTION FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11693441
|
Filing Dt:
|
03/29/2007
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR DETECTING MULTIPLE MATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11743973
|
Filing Dt:
|
05/03/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
TRANSISTOR PROVIDING DIFFERENT THRESHOLD VOLTAGES AND METHOD OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11744080
|
Filing Dt:
|
05/03/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
JFET DEVICE WITH IMPROVED OFF-STATE LEAKAGE CURRENT AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11744120
|
Filing Dt:
|
05/03/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
JFET DEVICE WITH VIRTUAL SOURCE AND DRAIN LINK REGIONS AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11744617
|
Filing Dt:
|
05/04/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
METHOD FOR APPLYING A STRESS LAYER TO A SEMICONDUCTOR DEVICE AND DEVICE FORMED THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11744660
|
Filing Dt:
|
05/04/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING STRAIN-INDUCING SUBSTRATE AND FABRICATION METHODS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11799305
|
Filing Dt:
|
05/01/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY CELL INCLUDING A JUNCTION FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11799571
|
Filing Dt:
|
05/01/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
IMAGE SENSING CELL, DEVICE, METHOD OF OPERATION, AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11799572
|
Filing Dt:
|
05/01/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE STORAGE CELL STRUCTURE, METHOD OF OPERATION, AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11804132
|
Filing Dt:
|
05/17/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
|
Title:
|
JUNCTION FIELD EFFECT DYNAMIC RANDOM ACCESS MEMORY CELL AND CONTENT ADDRESSABLE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11818388
|
Filing Dt:
|
06/14/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A BIAS VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11824737
|
Filing Dt:
|
07/02/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
|
Title:
|
COMMON DATA LINE SIGNALING AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11888977
|
Filing Dt:
|
08/03/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
|
Title:
|
SWITCHING CIRCUITS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11903296
|
Filing Dt:
|
09/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR GENERATING ELECTRICAL SOLITONS WITH JUNCTION FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11958032
|
Filing Dt:
|
12/17/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
SWAPPED-BODY RAM ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11960452
|
Filing Dt:
|
12/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR ROUTING CONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
12033487
|
Filing Dt:
|
02/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
|
Title:
|
METHOD TO FABRICATE GATE ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12113118
|
Filing Dt:
|
04/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
DOUBLE GATE JFET WITH REDUCED AREA CONSUMPTION AND FABRICATION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12114183
|
Filing Dt:
|
05/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A FIN STRUCTURE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12115991
|
Filing Dt:
|
05/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR ROUTING CONNECTIONS WITH IMPROVED INTERCONNECT THICKNESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12156565
|
Filing Dt:
|
06/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
PROGRAMMABLE SWITCH CIRCUIT AND METHOD, METHOD OF MANUFACTURE, AND DEVICES AND SYSTEMS INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12171906
|
Filing Dt:
|
07/11/2008
|
|
Title:
|
VOLTAGE-LEVEL TRANSLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12173405
|
Filing Dt:
|
07/15/2008
|
|
Title:
|
CURRENT-LIMITED OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
12178291
|
Filing Dt:
|
07/23/2008
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING STRAIN-INDUCING SUBSTRATE AND FABRICATION METHODS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12178404
|
Filing Dt:
|
07/23/2008
|
|
Title:
|
JFET DEVICE WITH IMPROVED OFF-STATE LEAKAGE CURRENT AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12180158
|
Filing Dt:
|
07/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
|
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR USING A SILICON ON INSULATOR ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12194651
|
Filing Dt:
|
08/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY HAVING JUNCTION FIELD EFFECT TRANSISTOR CELL ACCESS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12195725
|
Filing Dt:
|
08/21/2008
|
|
Title:
|
LEVEL-SHIFTING CIRCUIT WITH BIPOLAR JUNCTION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12235164
|
Filing Dt:
|
09/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
|
Title:
|
SELF ALIGNED GATE JFET STRUCTURE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12263854
|
Filing Dt:
|
11/03/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT USING COMPLEMENTARY JUNCTION FIELD EFFECT TRANSISTOR AND MOS TRANSISTOR IN SILICON AND SILICON ALLOYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
12270964
|
Filing Dt:
|
11/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
|
Title:
|
JFET WITH BUILT IN BACK GATE IN EITHER SOI OR BULK SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12276574
|
Filing Dt:
|
11/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
|
Title:
|
METHOD OF FORMING AN OXIDE ISOLATED METAL SILICON-GATE JFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12284037
|
Filing Dt:
|
09/18/2008
|
|
Title:
|
MEMORY CELL INCLUDING AN EMITTER FOLLOWER AND EMITTER FOLLOWER SENSING SCHEME AND METHOD OF READING DATA THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12316944
|
Filing Dt:
|
12/17/2008
|
|
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR (JFET) STRUCTURE HAVING TOP-TO-BOTTOM GATE TIE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12326415
|
Filing Dt:
|
12/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
|
Title:
|
A METHOD FOR MANUFACTURING A JUNCTION FIELD EFFECT TRANSISTOR HAVING A DOUBLE GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12339584
|
Filing Dt:
|
12/19/2008
|
|
Title:
|
METHOD AND APPARATUS FOR IMPROVING SRAM WRITE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12339618
|
Filing Dt:
|
12/19/2008
|
|
Title:
|
METHOD AND APPARATUS FOR IMPROVING SRAM WRITE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12349747
|
Filing Dt:
|
01/07/2009
|
|
Title:
|
ADVANCED JFET WITH RELIABLE CHANNEL CONTROL AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12363796
|
Filing Dt:
|
02/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
|
Title:
|
TRANSISTOR PROVIDING DIFFERENT THRESHOLD VOLTAGES AND METHOD OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12366791
|
Filing Dt:
|
02/06/2009
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH MULTIPLE TRANSISTORS FORMED IN A PARTIALLY DEPLETED SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12369169
|
Filing Dt:
|
02/11/2009
|
|
Title:
|
METHOD FOR PROVIDING TEMPERATURE UNIFORMITY OF RAPID THERMAL ANNEALING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12380490
|
Filing Dt:
|
02/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, DESIGN METHOD AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12380497
|
Filing Dt:
|
02/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, DESIGN METHOD AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12492320
|
Filing Dt:
|
06/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT USING COMPLEMENTARY JUNCTION FIELD EFFECT TRANSISTOR AND MOS TRANSISTOR IN SILICON AND SILICON ALLOYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12506848
|
Filing Dt:
|
07/21/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
|
Title:
|
CIRCUIT CONFIGURATIONS HAVING FOUR TERMINAL JFET DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12708497
|
Filing Dt:
|
02/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
|
Title:
|
ELECTRONIC DEVICES AND SYSTEMS, AND METHODS FOR MAKING AND USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12861659
|
Filing Dt:
|
08/23/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
CIRCUIT CONFIGURATIONS HAVING FOUR TERMINAL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12895657
|
Filing Dt:
|
09/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
METHOD FOR MINIMIZING DEFECTS IN A SEMICONDUCTOR SUBSTRATE DUE TO ION IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12895695
|
Filing Dt:
|
09/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
METHOD FOR REDUCING PUNCH-THROUGH IN A TRANSISTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12895730
|
Filing Dt:
|
09/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
METHOD FOR MINIMIZING DEFECTS IN A SEMICONDUCTOR SUBSTRATE DUE TO ION IMPLANTATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12895785
|
Filing Dt:
|
09/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2011
| | | | |
|
Title:
|
Advanced Transistors with Threshold Voltage Set Dopant Structures
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12895813
|
Filing Dt:
|
09/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
|
Title:
|
ADVANCED TRANSISTORS WITH PUNCH THROUGH SUPPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12960266
|
Filing Dt:
|
12/03/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF FABRICATION THEREOF WITH MIXED METAL TYPES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12960289
|
Filing Dt:
|
12/03/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
|
Title:
|
SOURCE/DRAIN EXTENSION CONTROL FOR ADVANCED TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12971884
|
Filing Dt:
|
12/17/2010
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
LOW POWER SEMICONDUCTOR TRANSISTOR STRUCTURE AND METHOD OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
12971955
|
Filing Dt:
|
12/17/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
|
Title:
|
TRANSISTOR WITH THRESHOLD VOLTAGE SET NOTCH AND METHOD OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13030939
|
Filing Dt:
|
02/18/2011
|
|
Title:
|
DIGITAL CIRCUITS HAVING IMPROVED TRANSISTORS, AND METHODS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13039986
|
Filing Dt:
|
03/03/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH IMPROVED CHANNEL STACK AND METHOD FOR FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13071399
|
Filing Dt:
|
03/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
|
Title:
|
ANALOG CIRCUITS HAVING IMPROVED TRANSISTORS, AND METHODS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13167625
|
Filing Dt:
|
06/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
|
Title:
|
CIRCUIT DEVICES AND METHODS HAVING ADJUSTABLE TRANSISTOR BODY BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13218600
|
Filing Dt:
|
08/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
|
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR HAVING A DOUBLE GATE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13336434
|
Filing Dt:
|
12/23/2011
|
|
Title:
|
CIRCUITS AND METHODS FOR MEASURING CIRCUIT ELEMENTS IN AN INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
13407527
|
Filing Dt:
|
02/28/2012
|
|
Title:
|
METHOD FOR FABRICATING MULTIPLE TRANSISTOR DEVICES ON A SUBSTRATE WITH VARYING THRESHOLD VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13459971
|
Filing Dt:
|
04/30/2012
|
|
Title:
|
MULTIPLE TRANSISTOR TYPES FORMED IN A COMMON EPITAXIAL LAYER BY DIFFERENTIAL OUT-DIFFUSION FROM A DOPED UNDERLAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13469249
|
Filing Dt:
|
05/11/2012
|
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH SUBSTITUTIONAL BORON AND METHOD FOR FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13469598
|
Filing Dt:
|
05/11/2012
|
|
Title:
|
MONITORING AND MEASUREMENT OF THIN FILM LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13471353
|
Filing Dt:
|
05/14/2012
|
|
Title:
|
INTEGRATED CIRCUIT DEVICES AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13473403
|
Filing Dt:
|
05/16/2012
|
|
Title:
|
REDUCING OR ELIMINATING PRE-AMORPHIZATION IN TRANSISTOR MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13482394
|
Filing Dt:
|
05/29/2012
|
|
Title:
|
METHOD FOR SUBSTRATE PRESERVATION DURING TRANSISTOR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13489824
|
Filing Dt:
|
06/06/2012
|
|
Title:
|
CMOS GATE STACK STRUCTURES AND PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13553593
|
Filing Dt:
|
07/19/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
|
Title:
|
ELECTRONIC DEVICES AND SYSTEMS, AND METHODS FOR MAKING AND USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13553902
|
Filing Dt:
|
07/20/2012
|
|
Title:
|
ANALOG TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13559554
|
Filing Dt:
|
07/26/2012
|
|
Title:
|
ELECTRONIC DEVICE WITH CONTROLLED THRESHOLD VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13591767
|
Filing Dt:
|
08/22/2012
|
|
Title:
|
CMOS STRUCTURES AND PROCESSES BASED ON SELECTIVE THINNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13592122
|
Filing Dt:
|
08/22/2012
|
|
Title:
|
PORTING A CIRCUIT DESIGN FROM A FIRST SEMICONDUCTOR PROCESS TO A SECOND SEMICONDUCTOR PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13600647
|
Filing Dt:
|
08/31/2012
|
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH REDUCED JUNCTION LEAKAGE AND METHOD OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13616053
|
Filing Dt:
|
09/14/2012
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
|
Title:
|
ELECTRONIC DEVICES AND SYSTEMS, AND METHODS FOR MAKING AND USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13616859
|
Filing Dt:
|
09/14/2012
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
|
Title:
|
ELECTRONIC DEVICES AND SYSTEMS, AND METHODS FOR MAKING AND USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13621698
|
Filing Dt:
|
09/17/2012
|
|
Title:
|
Tools and Methods for Yield-Aware Semiconductor Manufacturing Process Target Generation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13622194
|
Filing Dt:
|
09/18/2012
|
|
Title:
|
SEMICONDUCTOR DEVICES WITH DOPANT MIGRATION SUPPRESSION AND METHOD OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13624449
|
Filing Dt:
|
09/21/2012
|
|
Title:
|
MULTIPLE TRANSISTOR TYPES FORMED IN A COMMON EPITAXIAL LAYER BY DIFFERENTIAL OUT-DIFFUSION FROM A DOPED UNDERLAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13646506
|
Filing Dt:
|
10/05/2012
|
|
Title:
|
ANALOG CIRCUITS HAVING IMPROVED INSULATED GATE TRANSISTORS, AND METHODS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13668063
|
Filing Dt:
|
11/02/2012
|
|
Title:
|
BODY BIAS CIRCUITS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13708983
|
Filing Dt:
|
12/08/2012
|
|
Title:
|
TIPLESS TRANSISTORS, SHORT-TIP TRANSISTORS, AND METHODS AND CIRCUITS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13716080
|
Filing Dt:
|
12/14/2012
|
|
Title:
|
MEMORY CIRCUITS AND METHODS OF MAKING AND DESIGNING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13725152
|
Filing Dt:
|
12/21/2012
|
|
Title:
|
TRANSISTOR HAVING REDUCED JUNCTION LEAKAGE AND METHODS OF FORMING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13747268
|
Filing Dt:
|
01/22/2013
|
|
Title:
|
CIRCUITS AND DEVICES FOR GENERATING BI-DIRECTIONAL BODY BIAS VOLTAGES, AND METHODS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13748418
|
Filing Dt:
|
01/23/2013
|
|
Title:
|
PROCESS FOR MANUFACTURE OF INTEGRATED CIRCUITS WITH DIFFERENT CHANNEL DOPING TRANSISTOR ARCHITECTURES AND DEVICES THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13755887
|
Filing Dt:
|
01/31/2013
|
|
Title:
|
Integrated Circuits Having a Plurality of High-K Metal Gate FETs with Various Combinations of Channel Foundation Structure and Gate Stack Structure and Methods of Making Same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13770313
|
Filing Dt:
|
02/19/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
|
Title:
|
SOURCE/DRAIN EXTENSION CONTROL FOR ADVANCED TRANSISTORS
|
|
