skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:035623/0001   Pages: 181
Recorded: 05/08/2015
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 4024
Page 28 of 41
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
1
Patent #:
Issue Dt:
12/04/2007
Application #:
10975384
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/05/2005
Title:
PSEUDODYNAMIC OFF-CHIP DRIVER CALIBRATION
2
Patent #:
Issue Dt:
08/22/2006
Application #:
10976159
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/04/2006
Title:
METHOD FOR DETERMINING AN OPTIMAL ABSORBER STACK GEOMETRY OF A LITHOGRAPHIC REFLECTION MASK
3
Patent #:
Issue Dt:
12/05/2006
Application #:
10980069
Filing Dt:
11/03/2004
Publication #:
Pub Dt:
07/21/2005
Title:
MEMORY CELL AND METHOD FOR FABRICATING IT
4
Patent #:
Issue Dt:
01/09/2007
Application #:
10980301
Filing Dt:
11/04/2004
Publication #:
Pub Dt:
05/18/2006
Title:
APPARATUS AND METHOD FOR MAKING GROUND CONNECTION
5
Patent #:
Issue Dt:
08/15/2006
Application #:
10981947
Filing Dt:
11/05/2004
Publication #:
Pub Dt:
05/11/2006
Title:
DUTY DISTORTION DETECTOR
6
Patent #:
Issue Dt:
12/04/2007
Application #:
10984797
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
06/09/2005
Title:
METHOD FOR DYNAMICALLY MONITORING A RETICLE
7
Patent #:
Issue Dt:
05/29/2007
Application #:
10986288
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
06/02/2005
Title:
METHOD AND IMAGING APPARATUS FOR IMAGING A STRUCTURE ONTO A SEMICONDUCTOR WAFER BY MEANS OF IMMERSION LITHOGRAPHY
8
Patent #:
Issue Dt:
05/23/2006
Application #:
10986767
Filing Dt:
11/15/2004
Publication #:
Pub Dt:
05/18/2006
Title:
SEMICONDUCTOR MEMORY SYSTEM AND METHOD FOR THE TRANSFER OF WRITE AND READ DATA SIGNALS IN A SEMICONDUCTOR MEMORY SYSTEM
9
Patent #:
Issue Dt:
09/04/2007
Application #:
10987812
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
MEMORY ACCESS USING MULTIPLE SETS OF ADDRESS/DATA LINES
10
Patent #:
Issue Dt:
12/11/2007
Application #:
10988541
Filing Dt:
11/16/2004
Publication #:
Pub Dt:
05/19/2005
Title:
INPUT SWITCHING ARRANGEMENT FOR A SEMICONDUCTOR CIRCUIT AND TEST METHOD FOR UNIDIRECTIONAL INPUT DRIVERS IN SEMICONDUCTOR CIRCUITS
11
Patent #:
Issue Dt:
01/09/2007
Application #:
10988787
Filing Dt:
11/15/2004
Publication #:
Pub Dt:
05/18/2006
Title:
SENSE AMPLIFIER BITLINE BOOST CIRCUIT
12
Patent #:
Issue Dt:
05/29/2007
Application #:
10989650
Filing Dt:
11/16/2004
Publication #:
Pub Dt:
03/31/2005
Title:
METHOD OF PRODUCING AN ELECTRONIC COMPONENT AND A PANEL WITH A PLURALITY OF ELECTRONIC COMPONENTS
13
Patent #:
Issue Dt:
01/02/2007
Application #:
10990420
Filing Dt:
11/18/2004
Publication #:
Pub Dt:
05/18/2006
Title:
METHOD FOR FULL WAFER CONTACT PROBING, WAFER DESIGN AND PROBE CARD DEVICE WITH REDUCED PROBE CONTACTS
14
Patent #:
Issue Dt:
12/27/2005
Application #:
10991342
Filing Dt:
11/09/2004
Publication #:
Pub Dt:
07/07/2005
Title:
FLASH MEMORY CELL AND FABRICATION METHOD
15
Patent #:
Issue Dt:
01/02/2007
Application #:
10991345
Filing Dt:
11/09/2004
Publication #:
Pub Dt:
06/30/2005
Title:
NON-VOLATILE FLASH SEMICONDUCTOR MEMORY AND FABRICATION METHOD
16
Patent #:
Issue Dt:
01/16/2007
Application #:
10991434
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
05/25/2006
Title:
FLEXIBLE INTERNAL ADDRESS COUNTING METHOD AND APPARATUS
17
Patent #:
Issue Dt:
04/25/2006
Application #:
10991517
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
06/09/2005
Title:
MICROSCOPE ARRANGEMENT FOR INSPECTING A SUBSTRATE
18
Patent #:
Issue Dt:
05/08/2007
Application #:
10992982
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
05/25/2006
Title:
ELIMINATING SYSTEMATIC PROCESS YIELD LOSS VIA PRECISION WAFER PLACEMENT ALIGNMENT
19
Patent #:
Issue Dt:
07/25/2006
Application #:
10993250
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
05/25/2006
Title:
RANDOM ACCESS MEMORY HAVING FAST COLUMN ACCESS
20
Patent #:
Issue Dt:
03/27/2007
Application #:
10994977
Filing Dt:
11/22/2004
Publication #:
Pub Dt:
05/25/2006
Title:
ESD PROTECTION APPARATUS FOR AN ELECTRICAL DEVICE
21
Patent #:
Issue Dt:
08/19/2008
Application #:
10995025
Filing Dt:
11/22/2004
Publication #:
Pub Dt:
05/25/2006
Title:
PROCESS FOR REMOVING A RESIDUE FROM A METAL STRUCTURE ON A SEMICONDUCTOR SUBSTRATE
22
Patent #:
Issue Dt:
02/20/2007
Application #:
10995111
Filing Dt:
11/24/2004
Publication #:
Pub Dt:
07/28/2005
Title:
TEST DEVICE FOR WAFER TESTING DIGITAL SEMICONDUCTOR CIRCUITS
23
Patent #:
Issue Dt:
04/17/2007
Application #:
10995126
Filing Dt:
11/24/2004
Publication #:
Pub Dt:
05/26/2005
Title:
METHOD FOR IMPROVING A SIMULATION MODEL OF PHOTOLITHOGRAPHIC PROJECTION
24
Patent #:
Issue Dt:
09/26/2006
Application #:
10995643
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
05/25/2006
Title:
ENERGY ADJUSTED WRITE PULSES IN PHASE-CHANGE MEMORIES
25
Patent #:
Issue Dt:
04/18/2006
Application #:
10995644
Filing Dt:
11/23/2004
Title:
MULTI-PULSE RESET WRITE SCHEME FOR PHASE-CHANGE MEMORIES
26
Patent #:
Issue Dt:
08/21/2007
Application #:
10995677
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
06/09/2005
Title:
METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE
27
Patent #:
Issue Dt:
03/14/2006
Application #:
10996669
Filing Dt:
11/24/2004
Publication #:
Pub Dt:
07/14/2005
Title:
POLYELECTROLYTE DISPENSING POLISHING PAD
28
Patent #:
Issue Dt:
05/06/2008
Application #:
10997761
Filing Dt:
11/24/2004
Publication #:
Pub Dt:
06/16/2005
Title:
ELECTRONIC COMPONENT WITH COMPLIANT ELEVATIONS HAVING ELECTRICAL CONTACT AREAS AND METHOD FOR PRODUCING IT
29
Patent #:
Issue Dt:
04/03/2007
Application #:
10998808
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
06/01/2006
Title:
MRAM WITH COIL FOR CREATING OFFSET FIELD
30
Patent #:
Issue Dt:
04/08/2008
Application #:
10998975
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
06/01/2006
Title:
TRANSISTOR ARRAY FOR SEMICONDUCTOR MEMORY DEVICES AND METHOD FOR FABRICATING A VERTICAL CHANNEL TRANSISTOR ARRAY
31
Patent #:
Issue Dt:
03/27/2007
Application #:
10999810
Filing Dt:
11/29/2004
Publication #:
Pub Dt:
07/21/2005
Title:
METHOD FOR THE PRODUCTION OF A MEMORY CELL, MEMORY CELL AND MEMORY CELL ARRANGEMENT
32
Patent #:
Issue Dt:
07/24/2007
Application #:
11000252
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
06/01/2006
Title:
PERFORMANCE TEST BOARD
33
Patent #:
Issue Dt:
11/25/2008
Application #:
11000323
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
06/01/2006
Title:
CIRCUIT AND METHOD FOR TRANSMITTING A SIGNAL
34
Patent #:
Issue Dt:
01/30/2007
Application #:
11000342
Filing Dt:
11/29/2004
Publication #:
Pub Dt:
06/16/2005
Title:
PHOTOSENSITIVE LACQUER FOR PROVIDING A COATING ON A SEMICONDUCTOR SUBSTRATE OR A MASK
35
Patent #:
Issue Dt:
11/20/2007
Application #:
11000350
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
06/01/2006
Title:
CHARGE-TRAPPING MEMORY CELL AND METHOD FOR PRODUCTION
36
Patent #:
Issue Dt:
02/19/2008
Application #:
11002148
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
06/08/2006
Title:
MEMORY MODULE WITH A CLOCK SIGNAL REGENERATION CIRCUIT AND A REGISTER CIRCUIT FOR TEMPORARILY STORING THE INCOMING COMMAND AND ADDRESS SIGNALS
37
Patent #:
Issue Dt:
01/16/2007
Application #:
11003592
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
06/16/2005
Title:
HIGH DENSITY DRAM WITH REDUCED PERIPHERAL DEVICE AREA AND METHOD OF MANUFACTURE
38
Patent #:
Issue Dt:
09/05/2006
Application #:
11004880
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD FOR IMPROVING THE READ SIGNAL IN A MEMORY HAVING PASSIVE MEMORY ELEMENTS
39
Patent #:
Issue Dt:
11/21/2006
Application #:
11004881
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
06/08/2006
Title:
MEMORY CELL ARRAY
40
Patent #:
Issue Dt:
04/25/2006
Application #:
11005045
Filing Dt:
12/07/2004
Title:
MEMORY DEVICE AND METHOD OF MANUFACTURING A MEMORY DEVICE
41
Patent #:
Issue Dt:
04/17/2007
Application #:
11006049
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
04/21/2005
Title:
METHOD FOR FABRICATING NROM MEMORY CELLS WITH TRENCH TRANSISTORS
42
Patent #:
Issue Dt:
04/11/2006
Application #:
11006484
Filing Dt:
12/07/2004
Title:
METHOD FOR PRODUCTION OF CHARGE-TRAPPING MEMORY DEVICES
43
Patent #:
Issue Dt:
04/10/2007
Application #:
11006865
Filing Dt:
12/08/2004
Publication #:
Pub Dt:
06/08/2006
Title:
INTEGRATED DRAM MEMORY DEVICE
44
Patent #:
Issue Dt:
03/11/2008
Application #:
11008081
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
07/14/2005
Title:
METHOD FOR PRODUCING AN ELECTRONIC DEVICE CONNECTED TO A PRINTED CIRCUIT BOARD
45
Patent #:
Issue Dt:
05/09/2006
Application #:
11008159
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/23/2005
Title:
INTEGRATED CIRCUIT FOR STORING OPERATING PARAMETERS
46
Patent #:
Issue Dt:
02/28/2006
Application #:
11008643
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD AND APPARATUS FOR THE CHARACTERIZATION OF A DEPTH STRUCTURE IN A SUBSTRATE
47
Patent #:
Issue Dt:
07/01/2008
Application #:
11008648
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/16/2005
Title:
SOCKET AND/OR ADAPTER DEVICE, AND AN APPARATUS AND PROCESS FOR LOADING A SOCKET AND/OR ADAPTER DEVICE WITH A CORRESPONDING SEMI-CONDUCTOR COMPONENT
48
Patent #:
Issue Dt:
04/15/2008
Application #:
11009557
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD FOR PRODUCING AN INTEGRATED MEMORY MODULE
49
Patent #:
Issue Dt:
04/25/2006
Application #:
11009967
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
07/07/2005
Title:
CIRCUIT
50
Patent #:
Issue Dt:
04/03/2007
Application #:
11009969
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
10/13/2005
Title:
ARRANGEMENT FOR DETERMINING A TEMPERATURE LOADING OF AN INTEGRATED CIRCUIT AND METHOD
51
Patent #:
Issue Dt:
09/04/2007
Application #:
11010182
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/15/2006
Title:
MEMORY RANK DECODER FOR A MULTI-RANK DUAL INLINE MEMORY MODULE (DIMM)
52
Patent #:
Issue Dt:
09/04/2007
Application #:
11010186
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD FOR FILLING TRENCH AND RELIEF GEOMETRIES IN SEMICONDUCTOR STRUCTURES
53
Patent #:
Issue Dt:
10/10/2006
Application #:
11010941
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD FOR THE PRODUCTION OF A SEMICONDUCTOR SUBSTRATE COMPRISING A PLURALITY OF GATE STACKS ON A SEMICONDUCTOR SUBSTRATE, AND CORRESPONDING SEMICONDUCTOR STRUCTURE
54
Patent #:
Issue Dt:
04/03/2007
Application #:
11010942
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/15/2006
Title:
STACKED DRAM MEMORY CHIP FOR A DUAL INLINE MEMORY MODULE (DIMM)
55
Patent #:
Issue Dt:
04/24/2007
Application #:
11011038
Filing Dt:
12/15/2004
Publication #:
Pub Dt:
06/15/2006
Title:
METHOD FOR FABRICATING BOTTOM ELECTRODES OF STACKED CAPACITOR MEMORY CELLS AND METHOD FOR CLEANING AND DRYING A SEMICONDUCTOR WAFER
56
Patent #:
Issue Dt:
03/28/2006
Application #:
11011039
Filing Dt:
12/15/2004
Title:
METHOD FOR FABRICATING BOTTOM ELECTRODES OF STACKED CAPACITOR MEMORY CELLS
57
Patent #:
Issue Dt:
01/13/2009
Application #:
11011040
Filing Dt:
12/15/2004
Publication #:
Pub Dt:
12/14/2006
Title:
6F2 ACCESS TRANSISTOR ARRANGEMENT AND SEMICONDUCTOR MEMORY DEVICE
58
Patent #:
Issue Dt:
11/18/2008
Application #:
11012715
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
08/04/2005
Title:
LOADING A SOCKET AND/OR ADAPTER DEVICE WITH A SEMICONDUCTOR COMPONENT
59
Patent #:
Issue Dt:
09/04/2007
Application #:
11012777
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
06/15/2006
Title:
METHOD TO IMPROVE CURRENT AND SLEW RATE RATIO OF OFF-CHIP DRIVERS
60
Patent #:
Issue Dt:
11/01/2005
Application #:
11012927
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
07/14/2005
Title:
RAM MEMORY CIRCUIT HAVING A PLURALITY OF BANKS AND AN AUXILIARY DEVICE FOR TESTING
61
Patent #:
Issue Dt:
01/30/2007
Application #:
11013582
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
06/22/2006
Title:
MEMORY CIRCUIT RECEIVERS ACTIVATED BY ENABLE CIRCUIT
62
Patent #:
Issue Dt:
08/28/2007
Application #:
11013870
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
06/22/2006
Title:
MEMORY HAVING TEST CIRCUIT
63
Patent #:
Issue Dt:
03/20/2007
Application #:
11013873
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
07/21/2005
Title:
TEST SYSTEM AND TEST STRUCTURE FOR TESTING AN INTEGRATED CIRCUIT AND AN INTEGRATED CIRCUIT HAVING A TEST STRUCTURE
64
Patent #:
Issue Dt:
11/08/2005
Application #:
11017857
Filing Dt:
12/22/2004
Publication #:
Pub Dt:
07/28/2005
Title:
METHOD FOR TESTING AN INTEGRATED SEMICONDUCTOR MEMORY, AND INTEGRATED SEMICONDUCTOR MEMORY
65
Patent #:
Issue Dt:
09/18/2007
Application #:
11018313
Filing Dt:
12/21/2004
Publication #:
Pub Dt:
06/22/2006
Title:
MEMORY ACCESS USING MULTIPLE ACTIVATED MEMORY CELL ROWS
66
Patent #:
Issue Dt:
12/19/2006
Application #:
11020191
Filing Dt:
12/27/2004
Publication #:
Pub Dt:
06/23/2005
Title:
REDUCING THE CONTACT RESISTANCE IN ORGANIC FIELD-EFFECT TRANSISTORS WITH PALLADIUM CONTACTS BY USING NITRILES AND ISONITRILES
67
Patent #:
Issue Dt:
12/12/2006
Application #:
11021370
Filing Dt:
12/23/2004
Publication #:
Pub Dt:
06/29/2006
Title:
DELAY LOCKED LOOP USING SYNCHRONOUS MIRROR DELAY
68
Patent #:
Issue Dt:
10/17/2006
Application #:
11022202
Filing Dt:
12/22/2004
Publication #:
Pub Dt:
06/22/2006
Title:
MEMORY HAVING INTERNAL COLUMN COUNTER FOR COMPRESSION TEST MODE
69
Patent #:
Issue Dt:
08/22/2006
Application #:
11023041
Filing Dt:
12/27/2004
Publication #:
Pub Dt:
07/28/2005
Title:
METHOD FOR FABRICATING AN NROM MEMORY CELL ARRAY
70
Patent #:
Issue Dt:
11/25/2008
Application #:
11023368
Filing Dt:
12/29/2004
Publication #:
Pub Dt:
09/08/2005
Title:
CHARGE TRANSFER COMPLEXES INCLUDING AN ELECTRON DONOR AND AN ELECTRON ACCEPTOR AS BASIS OF RESISTIVE MEMORIES
71
Patent #:
Issue Dt:
09/04/2007
Application #:
11024932
Filing Dt:
12/30/2004
Publication #:
Pub Dt:
07/06/2006
Title:
OPTO-ELECTRONIC MEMORY ELEMENT ON THE BASIS OF ORGANIC METALLOPORPHYRIN MOLECULES
72
Patent #:
Issue Dt:
10/09/2007
Application #:
11024935
Filing Dt:
12/30/2004
Publication #:
Pub Dt:
07/14/2005
Title:
TRANSISTOR STRUCTURE WITH A CURVED CHANNEL, MEMORY CELL AND MEMORY CELL ARRAY FOR DRAMS, AND METHODS FOR FABRICATING A DRAM
73
Patent #:
Issue Dt:
06/13/2006
Application #:
11024945
Filing Dt:
12/30/2004
Publication #:
Pub Dt:
07/06/2006
Title:
HYBRID MEMORY CELL FOR SPIN-POLARIZED ELECTRON CURRENT INDUCED SWITCHING AND WRITING/READING PROCESS USING SUCH MEMORY CELL
74
Patent #:
Issue Dt:
08/07/2007
Application #:
11025561
Filing Dt:
12/29/2004
Publication #:
Pub Dt:
06/29/2006
Title:
MEMORY WITH SELECTABLE SINGLE CELL OR TWIN CELL CONFIGURATION
75
Patent #:
Issue Dt:
01/31/2006
Application #:
11029573
Filing Dt:
01/05/2005
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD FOR DETERMINING THE CONSTRUCTION OF A MASK FOR THE MICROPATTERNING OF SEMICONDUCTOR SUBSTRATES BY MEANS OF PHOTOLITHOGRAPHY
76
Patent #:
Issue Dt:
05/02/2006
Application #:
11030799
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
06/09/2005
Title:
METHOD OF PRODUCING AN ELECTRONIC COMPONENT
77
Patent #:
Issue Dt:
01/08/2008
Application #:
11031716
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
07/13/2006
Title:
HIGH DIELECTRIC CONSTANT MATERIALS
78
Patent #:
Issue Dt:
11/21/2006
Application #:
11031740
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
08/18/2005
Title:
MEMORY COMPONENT WITH IMPROVED NOISE INSENSITIVITY
79
Patent #:
Issue Dt:
06/12/2007
Application #:
11032459
Filing Dt:
01/10/2005
Publication #:
Pub Dt:
07/13/2006
Title:
DUTY CYCLE CORRECTOR
80
Patent #:
Issue Dt:
04/08/2008
Application #:
11032535
Filing Dt:
01/10/2005
Publication #:
Pub Dt:
08/18/2005
Title:
SEMICONDUCTOR MEMORY CIRCUIT AND METHOD FOR OPERATING THE SAME IN A STANDBY MODE
81
Patent #:
Issue Dt:
12/09/2008
Application #:
11032536
Filing Dt:
01/10/2005
Publication #:
Pub Dt:
08/18/2005
Title:
INTEGRATED CIRCUIT AND METHOD FOR GENERATING A READY SIGNAL
82
Patent #:
Issue Dt:
02/27/2007
Application #:
11033471
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
08/11/2005
Title:
METHOD FOR FABRICATING CONTACT-MAKING CONNECTIONS
83
Patent #:
Issue Dt:
02/12/2008
Application #:
11033988
Filing Dt:
01/13/2005
Publication #:
Pub Dt:
07/21/2005
Title:
RECEIVER CIRCUIT ARRANGEMENT HAVING AN INVERTER CIRCUIT
84
Patent #:
Issue Dt:
12/05/2006
Application #:
11034006
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
07/13/2006
Title:
DUTY CYCLE DETECTOR WITH FIRST, SECOND, AND THIRD VALUES
85
Patent #:
Issue Dt:
08/28/2007
Application #:
11034219
Filing Dt:
01/13/2005
Publication #:
Pub Dt:
09/08/2005
Title:
METHOD AND APPARATUS FOR STORING AND READING INFORMATION IN A FERROELECTRIC MATERIAL
86
Patent #:
Issue Dt:
08/07/2007
Application #:
11034236
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
09/01/2005
Title:
METHOD AND APPARATUS FOR TESTING CIRCUIT UNITS TO BE TESTED WITH DIFFERENT TEST MODE DATA SETS
87
Patent #:
Issue Dt:
10/07/2008
Application #:
11034444
Filing Dt:
01/11/2005
Title:
NON-VOLATILE MEMORY CELL AND FABRICATION METHOD
88
Patent #:
Issue Dt:
06/26/2007
Application #:
11035705
Filing Dt:
01/14/2005
Publication #:
Pub Dt:
08/11/2005
Title:
FABRICATION METHOD FOR A SEMICONDUCTOR STRUCTURE AND CORRESPONDING SEMICONDUCTOR STRUCTURE
89
Patent #:
Issue Dt:
09/25/2007
Application #:
11038465
Filing Dt:
01/21/2005
Publication #:
Pub Dt:
07/27/2006
Title:
SEMICONDUCTOR DEVICE
90
Patent #:
Issue Dt:
07/24/2007
Application #:
11039665
Filing Dt:
01/20/2005
Publication #:
Pub Dt:
07/27/2006
Title:
INTERNAL REFERENCE VOLTAGE GENERATION FOR INTEGRATED CIRCUIT TESTING
91
Patent #:
Issue Dt:
09/18/2007
Application #:
11039740
Filing Dt:
01/20/2005
Publication #:
Pub Dt:
07/20/2006
Title:
STORAGE CAPACITOR AND METHOD OF MANUFACTURING A STORAGE CAPACITOR
92
Patent #:
Issue Dt:
09/11/2007
Application #:
11040091
Filing Dt:
01/24/2005
Publication #:
Pub Dt:
08/18/2005
Title:
METHOD FOR FABRICATING MICROCHIPS USING METAL OXIDE MASKS
93
Patent #:
Issue Dt:
04/11/2006
Application #:
11040176
Filing Dt:
01/21/2005
Title:
SEMICONDUCTOR DEVICE AND A METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
94
Patent #:
Issue Dt:
07/15/2008
Application #:
11040630
Filing Dt:
01/21/2005
Publication #:
Pub Dt:
07/27/2006
Title:
INTEGRATED CIRCUIT INCLUDING A MEMORY HAVING LOW INITIAL LATENCY
95
Patent #:
Issue Dt:
12/16/2008
Application #:
11041084
Filing Dt:
01/21/2005
Publication #:
Pub Dt:
07/28/2005
Title:
SEMICONDUCTOR MEMORY DEVICE WITH WRITE PROTECTED MEMORY BANKS
96
Patent #:
Issue Dt:
02/06/2007
Application #:
11041464
Filing Dt:
01/24/2005
Publication #:
Pub Dt:
06/09/2005
Title:
LEVEL-SHIFTING CIRCUITRY HAVING "HIGH" OUTPUT IMPEDANCE DURING DISABLE MODE
97
Patent #:
Issue Dt:
07/24/2007
Application #:
11041632
Filing Dt:
01/24/2005
Publication #:
Pub Dt:
08/18/2005
Title:
OCTUPOLAR MOLECULES USED AS ORGANIC SEMICONDUCTORS
98
Patent #:
Issue Dt:
12/04/2007
Application #:
11041878
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
08/18/2005
Title:
DEVICE TO BE USED IN THE SYNCHRONIZATION OF CLOCK PULSES, AS WELL AS A CLOCK PULSE SYNCHRONIZATION PROCESS
99
Patent #:
Issue Dt:
03/18/2008
Application #:
11042326
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
07/28/2005
Title:
PROCESS FOR VERTICALLY PATTERNING SUBSTRATES IN SEMICONDUCTOR PROCESS TECHNOLOGY BY MEANS OF INCONFORMAL DEPOSITION
100
Patent #:
Issue Dt:
10/04/2005
Application #:
11042624
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
06/09/2005
Title:
Method for on-die detection of the system operation frequency in a DRAM to adjust DRAM operations
Assignor
1
Exec Dt:
10/09/2014
Assignee
1
AM CAMPEON 1-12
NEUBIBERG, GERMANY 85579
Correspondence name and address
CPA GLOBAL LIMITED
LIBERATION HOUSE
CASTLE STREET
ST HELIER, JE1 1BL JERSEY

Search Results as of: 05/09/2024 09:26 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT