|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11043949
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
VOLTAGE BOOSTER DEVICE FOR SEMI-CONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11043950
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHOD OF TREATING A STRUCTURED SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11044721
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHOD FOR PRODUCING A DIELECTRIC MATERIAL ON A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11044728
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
POLYMERS BASED ON CINNAMIC ACID AS A BOTTOM ANTIREFLECTIVE COATING FOR 157 NM PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
11044729
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHOD OF FABRICATING MRAM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11044762
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
MEMORY CELL, METHOD FOR THE PRODUCTION THEREOF AND USE OF A COMPOSITION THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11044995
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
VOLTAGE REGULATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
11045481
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR PROCESSING WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11045511
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
REDUCTION OF THE CONTACT RESISTANCE IN ORGANIC FIELD-EFFECT TRANSISTORS WITH PALLADIUM CONTACTS BY USING PHOSPHINES AND METAL-CONTAINING PHOSPHINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11046065
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
TEST DATA TOPOLOGY WRITE TO MEMORY USING LATCHED SENSE AMPLIFIER DATA AND ROW ADDRESS SCRAMBLING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11046160
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
MEMORY DEVICE HAVING COMPONENTS FOR TRANSMITTING AND RECEIVING SIGNALS SYNCHRONOUSLY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
11046663
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHOD FOR FABRICATING METALLIC INTERCONNECTS ON ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11046892
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
MULTILAYER CIRCUIT CARRIER, PANEL, ELECTRONIC DEVICE, AND METHOD FOR PRODUCING A MULTILAYER CIRCUIT CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11046905
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
CAPACITOR WITH A DIELECTRIC INCLUDING A SELF-ORGANIZED MONOLAYER OF AN ORGANIC COMPOUND
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11047312
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
SELECTIVE ETCHING TO INCREASE TRENCH SURFACE AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11048185
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
DUTY CYCLE CORRECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
11048836
|
Filing Dt:
|
02/02/2005
|
Title:
|
METHOD AND DEVICE FOR VARYING AN ACTIVE DUTY CYCLE OF A WORDLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11049615
|
Filing Dt:
|
02/02/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
PROCESS FOR PRODUCING METALLIC INTERCONNECTS AND CONTACT SURFACES ON ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11049857
|
Filing Dt:
|
02/04/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
METHODS AND APPARATUS FOR IMPLEMENTING A POWER DOWN IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11050428
|
Filing Dt:
|
02/04/2005
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY WITH TEMPERATURE-DEPENDENT VOLTAGE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11051257
|
Filing Dt:
|
02/04/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
METHOD FOR INTERCONNECTING SEMICONDUCTOR COMPONENTS WITH SUBSTRATES AND CONTACT MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11051548
|
Filing Dt:
|
02/04/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
PROCESS FOR PRODUCING LAYER STRUCTURES FOR SIGNAL DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11051969
|
Filing Dt:
|
02/04/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
DISSOCIATED FABRICATION OF PACKAGES AND CHIPS OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11052467
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
METHOD FOR MATCHING TWO MEASUREMENT METHODS FOR MEASURING STRUCTURE WIDTHS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11053508
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
TRENCH CAPACITOR WITH BURIED STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11053659
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY WITH REDUNDANT MEMORY CELLS REPLACEABLE FOR EITHER TRUE OR COMPLEMENTARY DEFECTIVE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11053668
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
METHOD FOR EXPANDING A TRENCH IN A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11054853
|
Filing Dt:
|
02/10/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A MEMORY INCLUDING A LOW-K DIELECTRIC MATERIAL FOR THERMAL ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11055431
|
Filing Dt:
|
02/10/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11055584
|
Filing Dt:
|
02/10/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
CHARGE TRAPPING MEMORY CELL AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11056402
|
Filing Dt:
|
02/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
METHOD FOR PRODUCING A PHASE MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11058412
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
MEMORY DEVICE ELECTRODE WITH A SURFACE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11058723
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
ENHANCED MEGASONIC BASED CLEAN USING AN ALTERNATIVE CLEANING CHEMISTRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11059569
|
Filing Dt:
|
02/17/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR MEMORY WITH SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11059637
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
PROCESS FOR PRODUCING A MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11060571
|
Filing Dt:
|
02/17/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETERMINATION OF THE DEPTH OF DEPRESSIONS WHICH ARE FORMED IN A MOUNT SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11060737
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR SEMICONDUCTOR TESTING UTILIZING DIES WITH INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11061087
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY AND METHOD FOR ELECTRICALLY STRESSING AN INTEGRATED SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11061731
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
FABRICATION METHOD FOR SEMICONDUCTOR STRUCTURE IN A SUBSTRATE, THE SEMICONDUCTOR STRUCTURE HAVING AT LEAST TWO REGIONS THAT ARE TO BE PATTERNED DIFFERENTLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11061762
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING A CSP HOUSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11062766
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHOD FOR THROUGH-PLATING FIELD EFFECT TRANSISTORS WITH A SELF-ASSEMBLED MONOLAYER OF AN ORGANIC COMPOUND AS GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
11063495
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY HAVING A FIRST AND SECOND SENSE AMPLIFIER FOR SENSING A MEMORY CELL VOLTAGE DURING A NORMAL MODE AND A REFRESH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11064528
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD FOR SMOOTHING AREAS IN STRUCTURES BY UTILIZING THE SURFACE TENSION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11065196
|
Filing Dt:
|
02/24/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
RANDOM ACCESS MEMORY INCLUDING SELECTIVE ACTIVATION OF SELECT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11065342
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
METHOD FOR PRODUCTION OF A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11065896
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
CONTACT PLATE FOR USE IN STANDARDIZING TESTER CHANNELS OF A TESTER SYSTEM AND A STANDARDIZATION SYSTEM HAVING SUCH A CONTACT PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
11066320
|
Filing Dt:
|
02/25/2005
|
Title:
|
METHOD AND SYSTEM FOR FABRICATING FREE-STANDING NANOSTRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11066330
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11066550
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
FABRICATION OF ORGANIC ELECTRONIC CIRCUITS BY CONTACT PRINTING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11066555
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
CHIP STACK EMPLOYING A FLEX CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11066732
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING AT LEAST ONE ORGANIC SEMICONDUCTOR LAYER AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11067191
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
OPTIMIZING LIGHT PATH UNIFORMITY IN INSPECTION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11067496
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD OF MANUFACTURING A DIELECTRIC LAYER AND CORRESPONDING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11067983
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
SEMICONDUCTOR MEMORY HAVING CHARGE TRAPPING MEMORY CELLS AND FABRICATION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11068491
|
Filing Dt:
|
03/01/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY WITH SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11068582
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
DATA STROBE SYNCHRONIZATION FOR DRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11069789
|
Filing Dt:
|
03/01/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
CIRCUIT ARRANGEMENT FOR LATENCY REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11070290
|
Filing Dt:
|
03/03/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETERMINING LOCAL VARIATION OF THE REFLECTION OR TRANSMISSION BEHAVIOR OVER A MASK SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
11071532
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11071590
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR OPERATING AN INTEGRATED SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11072694
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
METHOD FOR OPERATING AN ELECTRICAL WRITABLE AND ERASABLE MEMORY CELL AND A MEMORY DEVICE FOR ELECTRICAL MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11072695
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
SONOS MEMORY CELLS AND ARRAYS AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11073205
|
Filing Dt:
|
03/05/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY WITH VERTICAL MEMORY TRANSISTORS AND METHOD FOR FABRICATING IT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
11073214
|
Filing Dt:
|
03/05/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY WITH VERTICAL MEMORY TRANSISTORS IN A CELL ARRAY ARRANGEMENT WITH 1-2F2 CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11073523
|
Filing Dt:
|
03/08/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
MEMORY DEVICE HAVING OFF-CHIP DRIVER ENABLE CIRCUIT AND METHOD FOR REDUCING DELAYS DURING READ OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11073814
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD AND CIRCUIT ARRANGEMENT FOR TESTING ELECTRICAL MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11077374
|
Filing Dt:
|
03/11/2005
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
INTEGRATABLE, CONTROLLABLE DELAY DEVICE, USE OF A DELAY DEVICE, AS WELL AS AN INTEGRATABLE MULTIPLEXER FOR USE IN A DELAY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11078647
|
Filing Dt:
|
03/11/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11079131
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A STACKED CAPACITOR ARRAY HAVING A REGULAR ARRANGEMENT OF A PLURALITY OF STACKED CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11079620
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHOD FOR PRODUCING CHIP STACKS AND CHIP STACKS FORMED BY INTEGRATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11079726
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
MEMORY WITH DATA LATCHING CIRCUIT INCLUDING A SELECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11079884
|
Filing Dt:
|
03/15/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
FIELD EFFECT SEMICONDUCTOR SWITCH AND METHOD FOR FABRICATING IT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11079889
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH A CONTROL INPUT THAT CAN BE DISABLED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11081085
|
Filing Dt:
|
03/15/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
METHOD FOR OPERATING A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11081086
|
Filing Dt:
|
03/15/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY CARD WITH AUTARKIC CHRONOMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11081270
|
Filing Dt:
|
03/16/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
MONITORING DEVICE FOR MONITORING INTERNAL SIGNALS DURING INITIALIZATION OF AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11084728
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11085595
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
COMPUTER-SUPPORTED, AUTOMATED METHOD FOR THE VERIFICATION OF ANALOG CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11086655
|
Filing Dt:
|
03/23/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11086922
|
Filing Dt:
|
03/21/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
INTEGRATED DEVICE AND ELECTRONIC SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11087729
|
Filing Dt:
|
03/23/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
COMPOSITION WHICH FORMS AN ELECTRICALLY CONDUCTIVE RESIST LAYER AND A METHOD FOR PATTERNING A PHOTORESIST USING THE RESIST LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11087976
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
INPUT CIRCUIT FOR AN ELECTRONIC CIRCUIT AND A METHOD FOR CONTROLLING THE READING-IN OF A DATA SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11089034
|
Filing Dt:
|
03/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
PARALLEL-SERIAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11089860
|
Filing Dt:
|
03/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
POWER SAVING REFRESH SCHEME FOR DRAMS WITH SEGMENTED WORD LINE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11090292
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT WITH INTERNAL HEATING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11090831
|
Filing Dt:
|
03/24/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
INTEGRATED MODULE HAVING A PLURALITY OF SEPARATE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11092885
|
Filing Dt:
|
03/29/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT FOR DETERMINING A VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11092963
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11092968
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
PENTAARYLCYCLOPENTADIENYL UNITS AS ACTIVE UNITS IN RESISTIVE MEMORY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11092969
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
WRITE/DELETE PROCESS FOR RESISTIVE SWITCHING MEMORY COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11093870
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
REDUCING CURRENT CONSUMPTION FOR INPUT CIRCUIT OF AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11094473
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
MRAM CELL WITH DOMAIN WALL SWITCHING AND FIELD SELECT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11095670
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
METHOD FOR TESTING AN INTEGRATED SEMICONDUCTOR MEMORY WITH A SHORTENED READING TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11096174
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR MEASURING A SURFACE PROFILE OF A SAMPLE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11098780
|
Filing Dt:
|
04/04/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
STACKED DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11098998
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
TEST MODE FOR DETECTING A FLOATING WORD LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11099222
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
SYSTEM FOR DETERMINING A REFERENCE LEVEL AND EVALUATING A SIGNAL ON THE BASIS OF THE REFERENCE LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11099384
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
ELECTRONIC DEVICE WITH A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11099962
|
Filing Dt:
|
04/06/2005
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
FABRICATION METHOD FOR A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11100500
|
Filing Dt:
|
04/07/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
PARTIALLY RECESSED DRAM CELL STRUCTURE AND METHOD OF MAKING THE SAME
|
|