|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11467747
|
Filing Dt:
|
08/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
TRANSISTOR, MEMORY CELL ARRAY AND METHOD FOR FORMING AND OPERATING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11468465
|
Filing Dt:
|
08/30/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
MEMORY DEVICE AND METHOD FOR TRANSFORMING BETWEEN NON-POWER-OF-2 LEVELS OF MULTILEVEL MEMORY CELLS AND 2-LEVEL DATA BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11469365
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD AND DEVICE FOR VERIFYING OUTPUT SIGNALS OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11473441
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
SPUTTER DEPOSITION METHOD FOR FORMING INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11473519
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
VOLTAGE GENERATOR CIRCUIT, METHOD FOR PROVIDING AN OUTPUT VOLTAGE AND ELECTRONIC MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11473531
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MAGNETORESISTIVE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11474080
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MRAM CELL USING MULTIPLE AXES MAGNETIZATION AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11475720
|
Filing Dt:
|
06/27/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
DIE CONFIGURATIONS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11477077
|
Filing Dt:
|
06/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
DEVICE AND METHOD FOR REGULATING THE THRESHOLD VOLTAGE OF A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11477581
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD FOR FORMING A CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11478313
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
BURIED BITLINE WITH REDUCED RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11481157
|
Filing Dt:
|
07/05/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
MEMORY DEVICE, AND METHOD FOR OPERATING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11481495
|
Filing Dt:
|
07/05/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
DRAM MEMORY WITH AUTOPRECHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11481676
|
Filing Dt:
|
07/06/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
MEMORY MODULE, MEMORY EXTENSION MEMORY MODULE, MEMORY MODULE SYSTEM, AND METHOD FOR MANUFACTURING A MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11482493
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
METHOD FOR FABRICATING A NANOELEMENT FIELD EFFECT TRANSISTOR WITH SURROUNDED GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11483197
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH STACKED CHIPS AND METHOD FOR MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11483264
|
Filing Dt:
|
07/06/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
MEMORY STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11483873
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A PHASE CHANGE MEMORY CELL INCLUDING A NARROW ACTIVE REGION WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11483968
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING AT LEAST ONE SEMICONDUCTOR COMPONENT AND MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11485185
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
MEMORY ARRAY ARCHITECTURE AND METHOD FOR HIGH-SPEED DISTRIBUTION MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11487472
|
Filing Dt:
|
07/17/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR TRIMMING VOLTAGE OR CURRENT REFERENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11487875
|
Filing Dt:
|
07/17/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
RANDOM ACCESS MEMORY THAT SELECTIVELY PROVIDES DATA TO AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11488422
|
Filing Dt:
|
07/18/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH MEMORY HAVING A STEP-LIKE PROGRAMMING CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11488869
|
Filing Dt:
|
07/18/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY HAVING A STEP-LIKE PROGRAMMING CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11488919
|
Filing Dt:
|
07/19/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY MODULE WITH ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11489052
|
Filing Dt:
|
07/19/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING A CAPACITOR ELECTRODE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11489702
|
Filing Dt:
|
07/19/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
MEMORY DEVICE AND METHOD FOR VERIFYING INFORMATION STORED IN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11490213
|
Filing Dt:
|
07/20/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL INCLUDING NANOCOMPOSITE INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11492636
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
BOOSTED CLOCK CIRCUIT FOR SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11493028
|
Filing Dt:
|
07/26/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD OF FORMING A DOPED PORTION OF A SEMICONDUCTOR AND METHOD OF FORMING A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11493082
|
Filing Dt:
|
07/26/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD FOR FABRICATING A MEMORY CELL ARRANGEMENT WITH A FOLDED BIT LINE ARRANGEMENT AND CORRESPONDING MEMORY CELL ARRANGEMENT WITH A FOLDED BIT LINE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11494190
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT TO IDENTIFY READ DISTURB CONDITION IN MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11494848
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
DATA SAMPLER INCLUDING A FIRST STAGE AND A SECOND STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11497848
|
Filing Dt:
|
08/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
DEVICE AND METHOD FOR THE SYNCHRONIZATION OF CLOCK SIGNALS AND ADJUSTMENT OF THE DUTY CYCLE OF THE CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11500383
|
Filing Dt:
|
08/08/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
METHOD FOR DETERMINING AN OPTIMAL ABSORBER STACK GEOMETRY OF A LITHOGRAPHIC REFLECTION MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11504923
|
Filing Dt:
|
08/16/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
CLOCK STOP DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11506201
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
METHOD FOR SEARCHING FOR POTENTIAL FAULTS IN A LAYOUT OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11507362
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD OF DETERMINING A MEMORY STATE OF A RESISTIVE MEMORY CELL AND DEVICE MEASURING THE MEMORY STATE OF A RESISTIVE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11507647
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11509092
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY SYSTEM AND SEMICONDUCTOR MEMORY CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11510512
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
MEMORY ELEMENT COMPRISING NON-GRAPHITIC DISORERED CARBON AND
USING REVERSIBLE SWITICHING BETWEEN SP2 AND SP3 HYBIRDIZATION STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11512066
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
MAGNETORESISTIVE RANDOM ACCESS MEMORY DEVICE WITH ALTERNATING LINER MAGNETIZATION ORIENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11513447
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD FOR THE PRODUCTION OF A SEMICONDUCTOR SUBSTRATE COMPRISING A PLURALITY OF GATE STACKS ON A SEMICONDUCTOR SUBSTRATE, AND CORRESPONDING SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11515421
|
Filing Dt:
|
09/05/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
INTERGRATED CIRCUIT FOR PROGRAMMING RESISTIVE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11517558
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
TRANSISTOR AND MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11517634
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
INTEGRATED MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11518504
|
Filing Dt:
|
09/07/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
STACKED CAPACITOR AND METHOD FOR PRODUCING STACKED CAPACITORS FOR DYNAMIC MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11524131
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
ENERGY ADJUSTED WRITE PULSES IN PHASE-CHANGE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11526149
|
Filing Dt:
|
09/22/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
MEMORY CELL ARRANGEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11528988
|
Filing Dt:
|
09/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
INFORMATION TRANSFER IN ELECTRONIC MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11529446
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD FOR PRODUCING A TRENCH TRANSISTOR AND TRENCH TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11529571
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY WITH TRANSMISSION OF DATA VIA A DATA INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11529711
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
DATA BUS WIDTH CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11530015
|
Filing Dt:
|
09/07/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR SENDING DATA FROM A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11530858
|
Filing Dt:
|
09/11/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
MEMORY CIRCUIT, A DYNAMIC RANDOM ACCESS MEMORY, A SYSTEM COMPRISING A MEMORY AND A FLOATING POINT UNIT AND A METHOD FOR STORING DIGITAL DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11535961
|
Filing Dt:
|
09/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
MEMORY CONTROLLER, MEMORY CIRCUIT AND MEMORY SYSTEM WITH A MEMORY CONTROLLER AND A MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11535968
|
Filing Dt:
|
09/27/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
PHASE SHIFT ADJUSTING METHOD AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11537401
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
ELECTRONIC DEVICE, METHOD FOR OPERATING AN ELECTRONIC DEVICE, MEMORY CIRCUIT AND METHOD OF OPERATING A MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11540009
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SYNCHRONIZATION AND SCHEDULING OF A DUAL MASTER SERIAL CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11541392
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
MEMORIES, METHOD OF STORING DATA IN A MEMORY AND METHOD OF DETERMINING MEMORY CELL SECTOR QUALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11541393
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
DEVICE WITH MEMORY AND METHOD OF OPERATING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11541402
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
ELECTRIC DEVICE PROTECTION CIRCUIT AND METHOD FOR PROTECTING AN ELECTRIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11541404
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11541442
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
MEMORY AND METHOD FOR IMPROVING THE RELIABILITY OF A MEMORY HAVING A USED MEMORY REGION AND AN UNUSED MEMORY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11541443
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
TUNABLE RESISTOR AND METHOD FOR OPERATING A TUNABLE RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11541973
|
Filing Dt:
|
10/02/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
RESISTIVE MEMORY HAVING SHUNTED MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11542755
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
MEASURING CIRCUIT AND READING METHOD FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11543306
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
EVALUATION CIRCUIT AND EVALUATION METHOD FOR THE ASSESSMENT OF MEMORY CELL STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11544159
|
Filing Dt:
|
10/06/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING MULTI-BIT MEMORY CELLS AND A TEMPERATURE BUDGET SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11544287
|
Filing Dt:
|
10/06/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11549487
|
Filing Dt:
|
10/13/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING A STRUCTURE IN A SEMICONDUCTOR DEVICE AND A STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11550933
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
CIRCUIT ARRANGEMENT AND METHOD FOR REDUCING ELECTROMAGNETIC INTERFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11552252
|
Filing Dt:
|
10/24/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
DRAM SEMICONDUCTOR MEMORY DEVICE WITH INCREASED READING ACCURACY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11552752
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMMUNICATING COMMAND AND ADDRESS SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11554554
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR AVOIDING STEADY-STATE OSCILLATIONS IN THE GENERATION OF CLOCK SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11559323
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
MEMORY MODULE COMPRISING A PLURALITY OF MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11560293
|
Filing Dt:
|
11/15/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
CONTROL SIGNAL TRAINING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11562315
|
Filing Dt:
|
11/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11564764
|
Filing Dt:
|
11/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
EVALUATION UNIT IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11566553
|
Filing Dt:
|
12/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT AND METHOD OF OPERATING SUCH A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11566774
|
Filing Dt:
|
12/05/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
ERROR CORRECTION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11569900
|
Filing Dt:
|
07/11/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
SILANIZED CARBON NANOTUBES AND METHOD FOR THE PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
11577070
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
ELECTRICAL CIRCUIT WITH A NANOSTRUCTURE AND METHOD FOR PRODUCING A CONTACT CONNECTION OF A NANOSTRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11581350
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR INCREASING CLOCK FREQUENCY AND DATA RATE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11582239
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD OF PREPARING A COATING SOLUTION AND A CORRESPONDING USE OF THE COATING SOLUTION FOR COATING A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11583145
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
HARD MASK ARRANGEMENT, CONTACT ARRANGEMENT AND METHODS OF PATTERNING A SUBSTRATE AND MANUFACTURING A CONTACT ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11588591
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
MANUFACTURING METHOD FOR AN INTEGRATED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11588865
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
MODIFIABLE GATE STACK MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11589984
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
CONTROL COMPONENT FOR CONTROLLING A SEMICONDUCTOR MEMORY COMPONENT IN A SEMICONDUCTOR MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11589986
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SOLDER PILLAR BUMPING AND A METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11593234
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
CIRCUIT ARRANGEMENT FOR GENERATING AN N-BIT OUTPUT POINTER, SEMICONDUCTOR MEMORY AND METHOD FOR ADJUSTING A READ LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11593236
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
SYNCHRONIZATION CIRCUIT FOR A WRITE OPERATION ON A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11593444
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
MEMORY DEVICE ARCHITECTURE AND METHOD FOR IMPROVED BITLINE PRE-CHARGE AND WORDLINE TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
11594562
|
Filing Dt:
|
11/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT, CIRCUIT ARRANGEMENT AND METHOD FOR READING OUT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11598403
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
MEMORY INCLUDING DEEP POWER DOWN MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
11599992
|
Filing Dt:
|
11/15/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
INFORMATION TRANSMISSION AND RECEPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11600354
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
SYSTEM THAT PREVENTS REDUCTION IN DATA RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11600425
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD FOR OPERATING AN ELECTRICAL WRITABLE AND ERASABLE MEMORY CELL AND A MEMORY DEVICE FOR ELECTRICAL MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11601304
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL HAVING A SIDEWALL CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11602719
|
Filing Dt:
|
11/21/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
RESISTIVE MEMORY INCLUDING SELECTIVE REFRESH OPERATION
|
|