Total properties:
20
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14250113
|
Filing Dt:
|
04/10/2014
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
MEMORY BUFFERING SYSTEM THAT IMPROVES READ/WRITE PERFORMANCE AND PROVIDES LOW LATENCY FOR MOBILE SYSTEMS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14253056
|
Filing Dt:
|
04/15/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
OPERATING SYSTEM BASED DRAM AND FLASH MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14258076
|
Filing Dt:
|
04/22/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
DATA PATTERN ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
14269299
|
Filing Dt:
|
05/05/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
MITIGATE FLASH WRITE LATENCY AND BANDWIDTH LIMITATION BY PREFERENTIALLY STORING FREQUENTLY WRITTEN SECTORS IN CACHE MEMORY DURING A DATABURST
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14270700
|
Filing Dt:
|
05/06/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
METHOD TO IMPROVE CHARGE TRAP FLASH MEMORY TOP OXIDE QUALITY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14278114
|
Filing Dt:
|
05/15/2014
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
TILTED IMPLANT FOR POLY RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14297200
|
Filing Dt:
|
06/05/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
Inter-Bus Communication Interface Device
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14315713
|
Filing Dt:
|
06/26/2014
|
Title:
|
CONTROL CIRCUIT AND CONTROL METHOD FOR DIMMING A LIGHTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
14339377
|
Filing Dt:
|
07/23/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
DETECTING THE DRIFT OF THE DATA VALID WINDOW IN A TRANSACTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14446678
|
Filing Dt:
|
07/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
CRYSTAL OSCILLATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14447688
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
CONTROL APPARATUS, AND CONTROL METHOD FOR BUCK-BOOST POWER SUPPLY WITH TWO PRIMARY SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14448442
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
CONTROL APPARATUS, SWITCHING POWER SUPPLY AND CONTROL METHOD FOR MAINTAINING POWER CONVERSION EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14450727
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
SPLIT-GATE SEMICONDUCTOR DEVICE WITH L-SHAPED GATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14453306
|
Filing Dt:
|
08/06/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
HOST/CLIENT SYSTEM HAVING A SCALABLE SERIAL BUS INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14458542
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
INTEGRATION OF SEMICONDUCTOR MEMORY CELLS AND LOGIC CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
14460205
|
Filing Dt:
|
08/14/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
METAL-INSUALTOR-METAL (MIM) DEVICE AND METHOD OF FORMATION THEREROF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14464783
|
Filing Dt:
|
08/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
SWITCHING CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14486421
|
Filing Dt:
|
09/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
Method to Improve Charge Trap Flash Memory Core Cell Performance and Reliability
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14501536
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH SILICIDED BIT LINE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14503585
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
Analog-Digital Conversion System and Method for Controlling the Same
|
|