skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036019/0326   Pages: 152
Recorded: 06/26/2015
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 25
1
Patent #:
Issue Dt:
10/27/1998
Application #:
08160582
Filing Dt:
12/01/1993
Title:
PROGRAMMED REFERENCE
2
Patent #:
Issue Dt:
10/13/1998
Application #:
08533965
Filing Dt:
09/26/1995
Title:
INFORMATION PROCESSING DEVICE WITH DECISION CIRCUITS AND PARTITIONED ADDRESS AREAS
3
Patent #:
Issue Dt:
02/09/1999
Application #:
08569704
Filing Dt:
12/08/1995
Title:
SELECTIVELY OXIDIZED FIELD OXIDE REGION
4
Patent #:
Issue Dt:
09/22/1998
Application #:
08578178
Filing Dt:
12/29/1995
Title:
WAFER CLEANING PROCEDURE USEFUL IN THE MANUFACTURE OF A NON-VOLATILE MEMORY DEVICE
5
Patent #:
Issue Dt:
09/29/1998
Application #:
08589750
Filing Dt:
01/22/1996
Title:
SOURCELESS FLOATING GATE MEMORY DEVICE AND METHOD OF STORING DATA
6
Patent #:
Issue Dt:
10/06/1998
Application #:
08610688
Filing Dt:
03/04/1996
Title:
E2PROM DEVICE HAVING ERASE GATE IN OXIDE ISOLATION REGION IN SHALLOW TRENCH AND METHOD OF MANUFACTURE THEREOF
7
Patent #:
Issue Dt:
02/09/1999
Application #:
08653211
Filing Dt:
05/24/1996
Title:
METHOD OF SCREENING MEMORY CELLS AT ROOM TEMPERATURE THAT WOULD BE REJECTED DURING HOT TEMPERATURE PROGRAMMING TESTS
8
Patent #:
Issue Dt:
12/29/1998
Application #:
08658038
Filing Dt:
06/04/1996
Title:
METHOD AND SYSTEM FOR PROVIDING A DOUBLE DIFFUSE IMPLANT JUNCTION IN A FLASH DEVICE
9
Patent #:
Issue Dt:
11/03/1998
Application #:
08745596
Filing Dt:
11/08/1996
Title:
METHOD OF PROGRAMMING A MEMORY CELL TO CONTAIN MULTIPLE VALUES
10
Patent #:
Issue Dt:
12/15/1998
Application #:
08758890
Filing Dt:
12/02/1996
Title:
CHARGING APPARATUS AND CURRENT/VOLTAGE DETECTOR FOR USE THEREIN
11
Patent #:
Issue Dt:
03/16/1999
Application #:
08789797
Filing Dt:
01/28/1997
Title:
TRI-STATE OUTPUT CIRCUIT FOR SEMICONDUCTOR DEVICE
12
Patent #:
Issue Dt:
10/13/1998
Application #:
08799074
Filing Dt:
02/11/1997
Title:
HIGH-VOLTAGE CMOS LEVEL SHIFTER
13
Patent #:
Issue Dt:
12/22/1998
Application #:
08801305
Filing Dt:
02/18/1997
Title:
NON-VOLATILE STORAGE DEVICE REFRESH TIME DETECTOR
14
Patent #:
Issue Dt:
02/09/1999
Application #:
08805365
Filing Dt:
02/24/1997
Title:
OSCILLATION CIRCUIT AND PLL CIRCUIT USING SAME
15
Patent #:
Issue Dt:
01/05/1999
Application #:
08831571
Filing Dt:
04/09/1997
Title:
MEMORY CELL PROGRAMMING WITH CONTROLLED CURRENT INJECTION
16
Patent #:
Issue Dt:
03/30/1999
Application #:
08837556
Filing Dt:
04/21/1997
Title:
MULTILAYER FLOATING GATE FIELD EFFECT TRANSISTOR STRUCTURE FOR USE IN INTEGRATED CIRCUIT DEVICES
17
Patent #:
Issue Dt:
09/15/1998
Application #:
08838532
Filing Dt:
04/09/1997
Title:
CHARGING-AND-DISCHARGING DEVICE, BATTERY PACK AND ELECTRONIC APPARATUS INCLUDING THEM
18
Patent #:
Issue Dt:
10/06/1998
Application #:
08899762
Filing Dt:
07/24/1997
Title:
FRACTIONAL N- FREQUENCY SYNTHESIZER AND SPURIOUS SIGNAL CANCEL CIRCUIT
19
Patent #:
Issue Dt:
12/01/1998
Application #:
08914543
Filing Dt:
08/19/1997
Title:
HIGH VOLTAGE NMOS PASS GATE HAVING SUPPLY RANGE, AREA, AND SPEED ADVANTAGES
20
Patent #:
Issue Dt:
03/16/1999
Application #:
08938048
Filing Dt:
09/26/1997
Title:
MEMORY BLOCK SELECT USING MULTIPLE WORD LINES TO ADDRESS A SINGLE MEMORY CELL ROW
21
Patent #:
Issue Dt:
03/16/1999
Application #:
08938292
Filing Dt:
09/26/1997
Title:
SELECTIVE BIT LINE RECOVERY IN A MEMORY ARRAY
22
Patent #:
Issue Dt:
03/30/1999
Application #:
08955794
Filing Dt:
10/22/1997
Title:
MEMORY CELL FABRICATION EMPLOYING AN INTERPOLY GATE DIELECTRIC ARRANGED UPON A POLISHED FLOATING GATE
23
Patent #:
Issue Dt:
01/12/1999
Application #:
08991466
Filing Dt:
12/16/1997
Title:
PROGRAMMING OF MEMORY CELLS USING CONNECTED FLOATING GATE ANALOG REFERENCE CELL
24
Patent #:
Issue Dt:
03/30/1999
Application #:
09023241
Filing Dt:
02/13/1998
Title:
NON-UNIFORM THRESHOLD VOLTAGE ADJUSTMENT IN FLASH EPROMS THROUGH GATE WORK FUNCTION ALTERATION
25
Patent #:
Issue Dt:
02/23/1999
Application #:
09085705
Filing Dt:
05/27/1998
Title:
METHOD FOR PROGRAMMING FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY
Assignor
1
Exec Dt:
06/01/2015
Assignee
1
198 CHAMPION COURT
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
CYPRESS SEMICONDUCTOR CORPORATION
198 CHAMPION COURT
SAN JOSE, CA 95134

Search Results as of: 05/09/2024 08:49 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT