|
Total properties:
25
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
08993062
|
Filing Dt:
|
12/18/1997
|
|
Title:
|
DEVICE INITIALIZING SYSTEM WITH PROGRAMMABLE ARRAY LOGIC CONFIGURED TO CAUSE NON-VOLATILE MEMORY TO OUTPUT ADDRESS AND DATA INFORMATION TO THE DEVICE IN A PRESCRIBED SEQUENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09006757
|
Filing Dt:
|
01/14/1998
|
|
Title:
|
FLASH EPROM CELL WITH REDUCED SHORT CHANNEL EFFECT AND METHOD FOR PROVIDING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09033642
|
Filing Dt:
|
03/03/1998
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING THE THICKNESS OF A GATE OXIDE IN A SEMICONDUCTOR MANUFACTURING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09166384
|
Filing Dt:
|
10/05/1998
|
|
Title:
|
METHOD FOR ERASING FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY (EEPROM)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09263701
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
METHOD TO ELIMATE SILICIDE CRACKING FOR NAND TYPE FLASH MEMORY DEVICES BY IMPLANTING A POLISH RATE IMPROVER INTO THE SECOND POLYSILICON LAYER AND POLISHING IT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09307259
|
Filing Dt:
|
05/06/1999
|
|
Title:
|
RAMPED OR STEPPED GATE CHANNEL ERASE FOR FLASH MEMORY APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09349603
|
Filing Dt:
|
07/09/1999
|
|
Title:
|
METHOD OF FORMING SELECT GATE TO IMPROVE RELIABILITY AND PERFORMANCE FOR NAND TYPE FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09369600
|
Filing Dt:
|
08/06/1999
|
|
Title:
|
MULTI STATE SENSING OF NAND MEMORY CELLS BY VARYING SOURCE BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09409542
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR MEASURING SUBTHRESHOLD CURRENT IN A MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09417130
|
Filing Dt:
|
10/13/1999
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH REDUCED MASKING AND WITHOUT ARC LOSS IN PERIPHERAL CIRCUITRY REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09417132
|
Filing Dt:
|
10/13/1999
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITHOUT ARC LOSS IN PERIPHERAL CIRCUIT REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09420209
|
Filing Dt:
|
10/18/1999
|
|
Title:
|
PROGRAMMABLE CURRENT SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09421142
|
Filing Dt:
|
10/19/1999
|
|
Title:
|
LATCHING CAM DATA IN A FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09421984
|
Filing Dt:
|
10/19/1999
|
|
Title:
|
REFERENCE CELL FOUR-WAY SWITCH FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09426240
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
PROCESS FOR FABRICATING AN ONO FLOATING-GATE ELECTRODE IN A TWO-BIT EEPROM DEVICE USING RAPID-THERMAL-CHEMICAL-VAPOR-DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09426255
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
METHOD OF USING SOURCE/DRAIN NITRIDE FOR PERIPHERY FIELD OXIDE AND BIT-LINE OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09468938
|
Filing Dt:
|
12/22/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CURRENT AUXILIARY CIRCUIT FOR OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09495215
|
Filing Dt:
|
01/31/2000
|
|
Title:
|
APDE scheme for flash memory application
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09504558
|
Filing Dt:
|
02/15/2000
|
|
Title:
|
System and method for detecting flash memory threshold voltages
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09512854
|
Filing Dt:
|
02/25/2000
|
|
Title:
|
Dynamic memory cell programming voltage
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09516472
|
Filing Dt:
|
03/01/2000
|
|
Title:
|
FLASH MEMORY CELLS HAVING A MODULATION DOPED HETEROJUNCTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09547556
|
Filing Dt:
|
04/12/2000
|
|
Title:
|
Address transition detect timing architecture for a simultaneous operation flash memory device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09556306
|
Filing Dt:
|
04/24/2000
|
|
Title:
|
Charge and discharge control circuit and apparatus for secondary battery
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09558764
|
Filing Dt:
|
04/26/2000
|
|
Title:
|
Apparatus and method to characterize the threshold distribution in an nrom virtual ground array
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09610764
|
Filing Dt:
|
07/06/2000
|
|
Title:
|
Temperature-compensated bias generator
|
|
