|
Total properties:
50
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
09968519
|
Filing Dt:
|
10/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
METHOD OF CONSTRUCTING NETWORK TOPOLOGY AND INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10073570
|
Filing Dt:
|
02/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Title:
|
DEVICE FOR PROCESSING DATA SIGNALS, METHOD THEREOF, AND DEVICE FOR MULTIPLEXING DATA SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10316901
|
Filing Dt:
|
12/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
|
Title:
|
BIPOLAR SUPPLY VOLTAGE GENERATOR AND SEMICONDUCTOR DEVICE FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10600065
|
Filing Dt:
|
06/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
MEMORY WITH A CORE-BASED VIRTUAL GROUND AND DYNAMIC REFERENCE SENSING SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10658882
|
Filing Dt:
|
09/09/2003
|
|
Title:
|
METHOD AND APPARATUS FOR COUPLING TO A COMMON LINE IN AN ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10934923
|
Filing Dt:
|
09/02/2004
|
|
Title:
|
SEMICONDUCTOR CONTACT AND NITRIDE SPACER FORMATION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10978845
|
Filing Dt:
|
11/01/2004
|
|
Title:
|
METHOD OF MAKING AN ORGANIC MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10981026
|
Filing Dt:
|
11/04/2004
|
|
Title:
|
METHOD FOR ISOLATING A FAILURE SITE IN A WORDLINE IN A MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11024257
|
Filing Dt:
|
12/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
|
Title:
|
SENSE AMPLIFIERS WITH HIGH VOLTAGE SWING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11043985
|
Filing Dt:
|
01/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
FILTER CIRCUIT PERMITTING ADJUSTMENT OF CUTOFF FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11062629
|
Filing Dt:
|
02/23/2005
|
|
Title:
|
SYSTEM AND METHOD FOR GATE FORMATION IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11065388
|
Filing Dt:
|
02/24/2005
|
|
Title:
|
MEMORY DEVICE HAVING A NANOCRYSTAL CHARGE STORAGE REGION AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11069181
|
Filing Dt:
|
03/01/2005
|
|
Title:
|
METHOD FOR PATTERNING ELECTRICALLY CONDUCTING POLY(PHENYL ACETYLENE) AND POLY(DIPHENYL ACETYLENE)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11099847
|
Filing Dt:
|
04/06/2005
|
|
Title:
|
SPIN ON MEMORY CELL ACTIVE LAYER DOPED WITH METAL IONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11101783
|
Filing Dt:
|
04/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
SPLIT GATE MULTI-BIT MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11102004
|
Filing Dt:
|
04/08/2005
|
|
Title:
|
ETCH-BACK PROCESS FOR CAPPING A POLYMER MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11110220
|
Filing Dt:
|
04/20/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
|
Title:
|
NON-VOLATILE SEMICONDUCTOR DEVICE AND METHOD FOR AUTOMATICALLY RECOVERING ERASE FAILURE IN THE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11122123
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
SIGNAL DETECTION METHOD, FREQUENCY DETECTION METHOD, POWER CONSUMPTION CONTROL METHOD, SIGNAL DETECTING DEVICE, FREQUENCY DETECTING DEVICE, POWER CONSUMPTION CONTROL DEVICE AND ELECTRONIC APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11126330
|
Filing Dt:
|
05/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11127712
|
Filing Dt:
|
05/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11132172
|
Filing Dt:
|
05/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
EARLY EFFECT CANCELLING CIRCUIT, DIFFERENTIAL AMPLIFIER, LINEAR REGULATOR, AND EARLY EFFECT CANCELING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11135925
|
Filing Dt:
|
05/24/2005
|
|
Title:
|
FAST WIDE OUTPUT RANGE CMOS VOLTAGE REFERENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11152547
|
Filing Dt:
|
06/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11154070
|
Filing Dt:
|
06/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
DUAL-LEVEL STACKED FLASH MEMORY CELL WITH A MOSFET STORAGE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11173244
|
Filing Dt:
|
07/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
|
Title:
|
PREAMORPHIZATION TO MINIMIZE VOID FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11181774
|
Filing Dt:
|
07/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
|
Title:
|
OFFSET CANCEL CIRCUIT OF VOLTAGE FOLLOWER EQUIPPED WITH OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11181775
|
Filing Dt:
|
07/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
|
Title:
|
AMPLIFIER CIRCUIT AND CONTROL METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11201417
|
Filing Dt:
|
08/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
|
Title:
|
AMPLIFICATION CIRCUIT AND CONTROL METHOD OF AMPLIFICATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11207935
|
Filing Dt:
|
08/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND ENTRY INTO TEST MODE WITHOUT USE OF UNNECESSARY TERMINAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11212614
|
Filing Dt:
|
08/29/2005
|
|
Title:
|
VOLTAGE REGULATOR WITH LESS OVERSHOOT AND FASTER SETTLING TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11228976
|
Filing Dt:
|
09/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11291048
|
Filing Dt:
|
11/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
NONVOLATILE MEMORY DEVICE, AND ITS MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11316800
|
Filing Dt:
|
12/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR CONTROLLING OPERATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11361724
|
Filing Dt:
|
02/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11362318
|
Filing Dt:
|
02/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR TESTING A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11378444
|
Filing Dt:
|
03/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
MEMORY DEVICE AND CONTROL METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11392398
|
Filing Dt:
|
03/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF GENERATING A REFERENCE VOLTAGE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11398702
|
Filing Dt:
|
04/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
|
Title:
|
COMPARATOR CIRCUIT AND CONTROL METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11416551
|
Filing Dt:
|
05/03/2006
|
|
Title:
|
METHOD FOR DETERMINING WORDLINE CRITICAL DIMENSION IN A MEMORY ARRAY AND RELATED STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11423638
|
Filing Dt:
|
06/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR HIGH VOLTAGE OPERATION FOR A HIGH PERFORMANCE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11423645
|
Filing Dt:
|
06/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DRAIN PUMP OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11448669
|
Filing Dt:
|
06/08/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
OPERATIONAL AMPLIFIER, LINE DRIVER, AND LIQUID CRYSTAL DISPLAY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11450347
|
Filing Dt:
|
06/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
|
Title:
|
OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11494620
|
Filing Dt:
|
07/28/2006
|
|
Title:
|
PULSE WIDTH MODULATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11497597
|
Filing Dt:
|
08/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
|
Title:
|
RAMP GATE ERASE FOR DUAL BIT FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11518207
|
Filing Dt:
|
09/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE, ERASE METHOD FOR SAME, AND TEST METHOD FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11538404
|
Filing Dt:
|
10/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
|
Title:
|
DUAL BIT FLASH MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11633791
|
Filing Dt:
|
12/05/2006
|
|
Title:
|
METHOD OF PROGRAMMING, ERASING AND READING MEMORY CELLS IN A RESISTIVE MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11639128
|
Filing Dt:
|
12/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
|
Title:
|
CONTROLLING A NONVOLATILE STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11878366
|
Filing Dt:
|
07/24/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
|
Title:
|
OPERATIONAL AMPLIFIER AND METHOD FOR CANCELING OFFSET VOLTAGE OF OPERATIONAL AMPLIFIER
|
|
