USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	036038/0467			Pages:	153
		Recorded:	06/30/2015
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 50

Patent #:	7125763	Issue Dt:	10/24/2006	Application #:	09885426	Filing Dt:	06/19/2001
Title:	SILICIDED BURIED BITLINE PROCESS FOR A NON-VOLATILE MEMORY CELL

Patent #:	7152177	Issue Dt:	12/19/2006	Application #:	09939751	Filing Dt:	08/28/2001
Publication #:	US20020112192	Pub Dt:	08/15/2002
Title:	A SYSTEM FOR GENERATING A MAIN CLOCK FOM AN OSCILLATION SIGNAL BASED UPON A WAKEUP SIGNAL OF A PREDETERMINED CYCLE OR CONDITION OF THE OSCILLATION SIGNAL

Patent #:	7136956	Issue Dt:	11/14/2006	Application #:	10090822	Filing Dt:	03/06/2002
Publication #:	US20030049897	Pub Dt:	03/13/2003
Title:	SEMICONDUCTOR DEVICE

Patent #:	7142454	Issue Dt:	11/28/2006	Application #:	10243315	Filing Dt:	09/12/2002
Publication #:	US20040052111	Pub Dt:	03/18/2004
Title:	SYSTEM AND METHOD FOR Y-DECODING IN A FLASH MEMORY DEVICE

Patent #:	7180512	Issue Dt:	02/20/2007	Application #:	10335925	Filing Dt:	01/03/2003
Publication #:	US20030142053	Pub Dt:	07/31/2003
Title:	INTEGRATED CIRCUIT FREE FROM ACCUMULATION OF DUTY RATIO ERRORS

Patent #:	7151292	Issue Dt:	12/19/2006	Application #:	10342549	Filing Dt:	01/15/2003
Title:	DIELECTRIC MEMORY CELL STRUCTURE WITH COUNTER DOPED CHANNEL REGION

Patent #:	7197657	Issue Dt:	03/27/2007	Application #:	10406130	Filing Dt:	04/03/2003
Title:	BMC-HOSTED REAL-TIME CLOCK AND NON-VOLATILE RAM REPLACEMENT

Patent #:	7196372	Issue Dt:	03/27/2007	Application #:	10614177	Filing Dt:	07/08/2003
Title:	FLASH MEMORY DEVICE

Patent #:	7176663	Issue Dt:	02/13/2007	Application #:	10624644	Filing Dt:	07/23/2003
Publication #:	US20040124815	Pub Dt:	07/01/2004
Title:	CONTROL CIRCUIT FOR DC/DC CONVERTER

Patent #:	7174435	Issue Dt:	02/06/2007	Application #:	10715366	Filing Dt:	11/19/2003
Publication #:	US20040139289	Pub Dt:	07/15/2004
Title:	MEMORY CONTROL CIRCUIT, MEMORY DEVICE, AND MICROCOMPUTER

Patent #:	7142455	Issue Dt:	11/28/2006	Application #:	10839562	Filing Dt:	05/04/2004
Title:	POSITIVE GATE STRESS DURING ERASE TO IMPROVE RETENTION IN MULTI-LEVEL, NON-VOLATILE FLASH MEMORY

Patent #:	7160773	Issue Dt:	01/09/2007	Application #:	10839614	Filing Dt:	05/05/2004
Publication #:	US20050250278	Pub Dt:	11/10/2005
Title:	METHODS AND APPARATUS FOR WORDLINE PROTECTION IN FLASH MEMORY DEVICES

Patent #:	7120063	Issue Dt:	10/10/2006	Application #:	10841850	Filing Dt:	05/07/2004
Title:	FLASH MEMORY CELL AND METHODS FOR PROGRAMMING AND ERASING

Patent #:	7151027	Issue Dt:	12/19/2006	Application #:	10859369	Filing Dt:	06/01/2004
Title:	METHOD AND DEVICE FOR REDUCING INTERFACE AREA OF A MEMORY DEVICE

Patent #:	7176113	Issue Dt:	02/13/2007	Application #:	10862636	Filing Dt:	06/07/2004
Title:	LDC IMPLANT FOR MIRRORBIT TO IMPROVE VT ROLL-OFF AND FORM SHARPER JUNCTION

Patent #:	7157732	Issue Dt:	01/02/2007	Application #:	10883350	Filing Dt:	07/01/2004
Publication #:	US20060002168	Pub Dt:	01/05/2006
Title:	SWITCHABLE MEMORY DIODE - A NEW MEMORY DEVICE

Patent #:	7170130	Issue Dt:	01/30/2007	Application #:	10915771	Filing Dt:	08/11/2004
Publication #:	US20060035431	Pub Dt:	02/16/2006
Title:	MEMORY CELL WITH REDUCED DIBL AND VSS RESISTANCE

Patent #:	7157335	Issue Dt:	01/02/2007	Application #:	10917562	Filing Dt:	08/13/2004
Title:	USING THIN UNDOPED TEOS WITH BPTEOS ILD OR BPTEOS ILD ALONE TO IMPROVE CHARGE LOSS AND CONTACT RESISTANCE IN MULTI BIT MEMORY DEVICES

Patent #:	7199394	Issue Dt:	04/03/2007	Application #:	10919572	Filing Dt:	08/17/2004
Publication #:	US20060038169	Pub Dt:	02/23/2006
Title:	POLYMER MEMORY DEVICE WITH VARIABLE PERIOD OF RETENTION TIME

Patent #:	7122853	Issue Dt:	10/17/2006	Application #:	10919872	Filing Dt:	08/17/2004
Title:	METHOD TO IMPROVE YIELD AND SIMPLIFY OPERATION OF POLYMER MEMORY CELLS

Patent #:	7151293	Issue Dt:	12/19/2006	Application #:	10928582	Filing Dt:	08/27/2004
Title:	SONOS MEMORY WITH INVERSION BIT-LINES

Patent #:	7129133	Issue Dt:	10/31/2006	Application #:	10939773	Filing Dt:	09/13/2004
Title:	METHOD AND STRUCTURE OF MEMORY ELEMENT PLUG WITH CONDUCTIVE TA REMOVED FROM SIDEWALL AT REGION OF MEMORY ELEMENT FILM

Patent #:	7148144	Issue Dt:	12/12/2006	Application #:	10939897	Filing Dt:	09/13/2004
Title:	METHOD OF FORMING COPPER SULFIDE LAYER OVER SUBSTRATE

Patent #:	7119550	Issue Dt:	10/10/2006	Application #:	10942127	Filing Dt:	09/16/2004
Publication #:	US20050253596	Pub Dt:	11/17/2005
Title:	CAPACITANCE DIFFERENCE DETECTING CIRCUIT AND MEMS SENSOR

Patent #:	7149830	Issue Dt:	12/12/2006	Application #:	10947538	Filing Dt:	09/23/2004
Publication #:	US20050188141	Pub Dt:	08/25/2005
Title:	SEMICONDUCTOR DEVICE AND MICROCONTROLLER

Patent #:	7176740	Issue Dt:	02/13/2007	Application #:	10948524	Filing Dt:	09/24/2004
Publication #:	US20050237099	Pub Dt:	10/27/2005
Title:	LEVEL CONVERSION CIRCUIT

Patent #:	7196379	Issue Dt:	03/27/2007	Application #:	10965856	Filing Dt:	10/18/2004
Publication #:	US20050280084	Pub Dt:	12/22/2005
Title:	MOS CAPACITOR DEVICE

Patent #:	7135895	Issue Dt:	11/14/2006	Application #:	10975831	Filing Dt:	10/29/2004
Publication #:	US20050285655	Pub Dt:	12/29/2005
Title:	SEMICONDUCTOR DEVICE HAVING OUTPUT CIRCUIT ADAPTIVELY SUPPRESSING SSO NOISE

Patent #:	7141482	Issue Dt:	11/28/2006	Application #:	10979516	Filing Dt:	11/02/2004
Title:	METHOD OF MAKING A MEMORY CELL

Patent #:	7151028	Issue Dt:	12/19/2006	Application #:	10981174	Filing Dt:	11/04/2004
Title:	MEMORY CELL WITH PLASMA-GROWN OXIDE SPACER FOR REDUCED DIBL AND VSS RESISTANCE AND INCREASED RELIABILITY

Patent #:	7119555	Issue Dt:	10/10/2006	Application #:	10981795	Filing Dt:	11/05/2004
Publication #:	US20060017449	Pub Dt:	01/26/2006
Title:	CIRCUIT FOR DETECTING DIFFERENCE IN CAPACITANCE

Patent #:	7141844	Issue Dt:	11/28/2006	Application #:	11000740	Filing Dt:	12/01/2004
Title:	SELECTIVE POLYMER GROWTH FOR MEMORY CELL FABRICATION

Patent #:	7122465	Issue Dt:	10/17/2006	Application #:	11003208	Filing Dt:	12/02/2004
Title:	METHOD FOR ACHIEVING INCREASED CONTROL OVER INTERCONNECT LINE THICKNESS ACROSS A WAFER AND BETWEEN WAFERS

Patent #:	7130210	Issue Dt:	10/31/2006	Application #:	11034642	Filing Dt:	01/13/2005
Publication #:	US20060152974	Pub Dt:	07/13/2006
Title:	MULTI-LEVEL ONO FLASH PROGRAM ALGORITHM FOR THRESHOLD WIDTH CONTROL

Patent #:	7141838	Issue Dt:	11/28/2006	Application #:	11045694	Filing Dt:	01/27/2005
Title:	BURIED WORD LINE MEMORY INTEGRATED CIRCUIT SYSTEM

Patent #:	7167398	Issue Dt:	01/23/2007	Application #:	11062641	Filing Dt:	02/23/2005
Title:	SYSTEM AND METHOD FOR ERASING A MEMORY CELL

Patent #:	7154807	Issue Dt:	12/26/2006	Application #:	11064054	Filing Dt:	02/22/2005
Publication #:	US20060056249	Pub Dt:	03/16/2006
Title:	SEMICONDUCTOR MEMORY STORAGE DEVICE AND ITS CONTROL METHOD

Patent #:	7126862	Issue Dt:	10/24/2006	Application #:	11076252	Filing Dt:	03/08/2005
Publication #:	US20060203598	Pub Dt:	09/14/2006
Title:	DECODER FOR MEMORY DEVICE

Patent #:	7145824	Issue Dt:	12/05/2006	Application #:	11086884	Filing Dt:	03/22/2005
Publication #:	US20060215439	Pub Dt:	09/28/2006
Title:	TEMPERATURE COMPENSATION OF THIN FILM DIODE VOLTAGE THRESHOLD IN MEMORY SENSING CIRCUIT

Patent #:	7158417	Issue Dt:	01/02/2007	Application #:	11090716	Filing Dt:	03/25/2005
Publication #:	US20050213388	Pub Dt:	09/29/2005
Title:	SEMICONDUCTOR DEVICE AND METHOD FOR WRITING DATA INTO THE SEMICONDUCTOR DEVICE

Patent #:	7163839	Issue Dt:	01/16/2007	Application #:	11116571	Filing Dt:	04/27/2005
Publication #:	US20060246704	Pub Dt:	11/02/2006
Title:	MULTI-CHIP MODULE AND METHOD OF MANUFACTURE

Patent #:	7122995	Issue Dt:	10/17/2006	Application #:	11121084	Filing Dt:	05/04/2005
Publication #:	US20060164050	Pub Dt:	07/27/2006
Title:	MULTI-PHASE DC-DC CONVERTER AND CONTROL CIRCUIT FOR MULTI-PHASE DC-DC CONVERTER

Patent #:	7158442	Issue Dt:	01/02/2007	Application #:	11135231	Filing Dt:	05/23/2005
Title:	FLEXIBLE LATENCY IN FLASH MEMORY

Patent #:	7161337	Issue Dt:	01/09/2007	Application #:	11145232	Filing Dt:	06/06/2005
Publication #:	US20060158159	Pub Dt:	07/20/2006
Title:	MULTIPHASE DC-DC CONVERTER

Patent #:	7170796	Issue Dt:	01/30/2007	Application #:	11193391	Filing Dt:	08/01/2005
Title:	METHODS AND SYSTEMS FOR REDUCING THE THRESHOLD VOLTAGE DISTRIBUTION FOLLOWING A MEMORY CELL ERASE

Patent #:	7196938	Issue Dt:	03/27/2007	Application #:	11229530	Filing Dt:	09/20/2005
Title:	CHARGE SHARING TECHNIQUE DURING FLASH MEMORY PROGRAMMING

Patent #:	7163862	Issue Dt:	01/16/2007	Application #:	11243752	Filing Dt:	10/04/2005
Title:	SEMICONDUCTOR MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME

Patent #:	7132332	Issue Dt:	11/07/2006	Application #:	11247328	Filing Dt:	10/12/2005
Publication #:	US20060060912	Pub Dt:	03/23/2006
Title:	SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

Patent #:	7120050	Issue Dt:	10/10/2006	Application #:	11259873	Filing Dt:	10/26/2005
Publication #:	US20060098496	Pub Dt:	05/11/2006
Title:	METHOD AND APPARATUS FOR SETTING OPERATIONAL INFORMATION OF A NON-VOLATILE MEMORY

Patent #:	7193401	Issue Dt:	03/20/2007	Application #:	11374196	Filing Dt:	03/14/2006
Title:	CONTROL CIRCUIT AND CONTROL METHOD FOR DC-DC CONVERTER

Assignor

SPANSION, LLC

Exec Dt:

06/01/2015

Assignee

CYPRESS SEMICONDUCTOR CORPORATION

198 CHAMPION COURT

SAN JOSE, CALIFORNIA 95134

Correspondence name and address
	CYPRESS SEMICONDUCTOR CORPORATION
	198 CHAMPION COURT
	SAN JOSE, CA 95134

Search Results as of: 04/29/2024 09:37 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6