Total properties:
50
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
09531677
|
Filing Dt:
|
03/20/2000
|
Title:
|
PHASE COMPARATOR AND METHOD OF CONTROLLING POWER SAVING OPERATION OF THE SAME, AND SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10050342
|
Filing Dt:
|
01/16/2002
|
Title:
|
METHOD AND APPARATUS FOR PRE-CHARGING NEGATIVE PUMP MOS REGULATION CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10205414
|
Filing Dt:
|
07/26/2002
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND LIQUID CRYSTAL PANEL DRIVER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10304762
|
Filing Dt:
|
11/27/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
SEMICONDUCTOR MEMORY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10305700
|
Filing Dt:
|
11/26/2002
|
Title:
|
METHOD AND SYSTEM FOR DEFINING A REDUNDANCY WINDOW AROUND A PARTICULAR COLUMN IN A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10307189
|
Filing Dt:
|
11/29/2002
|
Title:
|
MEMORY WITH IMPROVED CHARGE-TRAPPING DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10341424
|
Filing Dt:
|
01/14/2003
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
NONVOLATILE MEMORY DEVICE FOR STORING MULTI-BIT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10350472
|
Filing Dt:
|
01/23/2003
|
Title:
|
STRUCTURE AND METHOD FOR REDUCING STANDING WAVES IN A PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10352943
|
Filing Dt:
|
01/29/2003
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
FINGER MOVEMENT DETECTION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10368696
|
Filing Dt:
|
02/19/2003
|
Title:
|
PROTECTION OF CHARGE TRAPPING DIELECTRIC FLASH MEMORY DEVICES FROM UV-INDUCED CHARGING IN BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10384856
|
Filing Dt:
|
03/10/2003
|
Title:
|
METHOD AND SYSTEM FOR APPLYING TESTING VOLTAGE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10407999
|
Filing Dt:
|
04/03/2003
|
Title:
|
MEMORY DEVICE HAVING IMPROVED PERIPHERY AND CORE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10617451
|
Filing Dt:
|
07/11/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
PECVD SILICON-RICH OXIDE LAYER FOR REDUCED UV CHARGING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10618156
|
Filing Dt:
|
07/11/2003
|
Title:
|
MEMORY STRUCTURE HAVING TUNABLE INTERLAYER DIELECTRIC AND METHOD FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10633535
|
Filing Dt:
|
08/05/2003
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE INCLUDING A PLURALITY OF BLOCKS AND A SENSING CIRCUIT PROVIDED IN EACH OF THE BLOCKS FOR
COMPARING DATA WITH A REFERENCE SIGNAL HAVING A LOAD IMPOSED
THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10635089
|
Filing Dt:
|
08/06/2003
|
Title:
|
MEMORY DEVICE AND METHOD OF SIMULTANEOUS FABRICATION OF CORE AND PERIPHERY OF SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10636336
|
Filing Dt:
|
08/06/2003
|
Title:
|
STRUCTURE AND METHOD TO REDUCE DRAIN INDUCED BARRIER LOWERING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10636337
|
Filing Dt:
|
08/06/2003
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
LOW POWER CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10792810
|
Filing Dt:
|
03/05/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
BAND DISTRIBUTION INSPECTING DEVICE AND BAND DISTRIBUTION INSPECTING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10811431
|
Filing Dt:
|
03/29/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
OPERATIONAL AMPLIFIER, LINE DRIVER, AND LIQUID CRYSTAL DISPLAY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10812703
|
Filing Dt:
|
03/30/2004
|
Title:
|
RECESSED CHANNEL WITH SEPARATED ONO MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10819162
|
Filing Dt:
|
04/07/2004
|
Title:
|
FLASH MEMORY DEVICE AND METHOD OF FORMING THE SAME WITH IMPROVED GATE BREAKDOWN AND ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10835341
|
Filing Dt:
|
04/28/2004
|
Title:
|
METHOD FOR PROVIDING SHORT CHANNEL EFFECT CONTROL USING A SILICIDE VSS LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10861437
|
Filing Dt:
|
06/03/2004
|
Title:
|
UV-BLOCKING ETCH STOP LAYER FOR REDUCING UV-INDUCED CHARGING OF CHARGE STORAGE LAYER IN MEMORY DEVICES IN BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10866985
|
Filing Dt:
|
06/15/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
A SPREAD-SPECTRUM CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10869075
|
Filing Dt:
|
06/17/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10869286
|
Filing Dt:
|
06/16/2004
|
Title:
|
ALIGNMENT MARKS WITH SALICIDED SPACERS BETWEEN BITLINES FOR ALIGNMENT SIGNAL IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10877981
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
OSCILLATION CIRCUIT AND SEMICONDUCTOR DEVICE FREE FROM THE INFLUENCE OF SOURCE VOLTAGE, TEMPERATURE AND FLUCTUATIONS IN THE INVERTER THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10885284
|
Filing Dt:
|
07/06/2004
|
Title:
|
ARCHITECTURE FOR GENERATING ADAPTIVE ARBITRARY WAVEFORMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10896299
|
Filing Dt:
|
07/20/2004
|
Title:
|
METHOD FOR PROGRAMMING DUAL BIT MEMORY DEVICES TO REDUCE COMPLEMENTARY BIT DISTURBANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10899684
|
Filing Dt:
|
07/26/2004
|
Title:
|
METHOD FOR PULSE ERASE IN DUAL BIT MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10911630
|
Filing Dt:
|
08/05/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
HORIZONTAL MOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10933588
|
Filing Dt:
|
09/03/2004
|
Title:
|
SYSTEM AND METHOD FOR MULTI-BIT FLASH READS USING DUAL DYNAMIC REFERENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10945914
|
Filing Dt:
|
09/22/2004
|
Title:
|
METHODS AND SYSTEMS FOR REDUCING ERASE TIMES IN FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10957247
|
Filing Dt:
|
10/01/2004
|
Title:
|
SO2 TREATMENT OF OXIDIZED CUO FOR COPPER SULFIDE FORMATION OF MEMORY ELEMENT GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10968705
|
Filing Dt:
|
10/19/2004
|
Title:
|
ION PATH POLYMERS FOR ION-MOTION MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10986652
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
11008263
|
Filing Dt:
|
12/10/2004
|
Title:
|
ONE STACK WITH STEAM OXIDE FOR CHARGE RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
11033941
|
Filing Dt:
|
01/12/2005
|
Title:
|
MEMORY CELL CONTAINING COPOLYMER CONTAINING DIARYLACETYLENE PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11043336
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
11061307
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY STORAGE DEVICE AND A REDUNDANCY CONTROL METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
11061365
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY STORAGE DEVICE AND ITS REDUNDANT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11076940
|
Filing Dt:
|
03/11/2005
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
CONSTANT-VOLTAGE POWER SUPPLY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
11087944
|
Filing Dt:
|
03/23/2005
|
Title:
|
CURRENT SENSING CIRCUIT WITH A CURRENT-COMPENSATED DRAIN VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11091982
|
Filing Dt:
|
03/29/2005
|
Title:
|
QUAD BIT USING HOT-HOLE ERASE FOR CBD CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11108815
|
Filing Dt:
|
04/19/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
OPERATIONAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
11120690
|
Filing Dt:
|
05/02/2005
|
Title:
|
A SEMICONDUCTOR DEVICE HAVING TRIPLE LDD STRUCTURE AND LOWER GATE RESISTANCE FORMED WITH A SINGLE IMPLANT PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
11126701
|
Filing Dt:
|
05/11/2005
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY, SEMICONDUCTOR DEVICE AND CHARGE PUMP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11180943
|
Filing Dt:
|
07/12/2005
|
Title:
|
INTEGRATED CIRCUIT TEST SOCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
11217459
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
SPREAD SPECTRUM CLOCK GENERATION CIRCUIT, JITTER GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE
|
|