|
Total properties:
50
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
11036332
|
Filing Dt:
|
01/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
MICROCOMPUTER WITH INTERNAL DMA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
11078873
|
Filing Dt:
|
03/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
|
Title:
|
MEMORY DEVICE WITH IMPROVED SWITCHING SPEED AND DATA RETENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
11480207
|
Filing Dt:
|
06/29/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH STOP LAYERS AND FABRICATION METHOD USING CERIA SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11614306
|
Filing Dt:
|
12/21/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
|
Title:
|
SOLID-STATE MEMORY-BASED GENERATION AND HANDLING OF SECURITY AUTHENTICATION TOKENS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
11625150
|
Filing Dt:
|
01/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
|
Title:
|
FULLY ASSOCIATIVE BANKING FOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11625158
|
Filing Dt:
|
01/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
|
Title:
|
BYTE MASK COMMAND FOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11877497
|
Filing Dt:
|
10/23/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
|
Title:
|
LOW-DENSITY PARITY-CHECK CODE BASED ERROR CORRECTION FOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
11894921
|
Filing Dt:
|
08/22/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
|
Title:
|
EXPOSURE SYSTEM, SEMICONDUCTOR DEVICE, AND METHOD FOR FABRICATING THE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11928434
|
Filing Dt:
|
10/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
ERROR CORRECTION CODING IN FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11950006
|
Filing Dt:
|
12/04/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
|
Title:
|
DATA TRANSMISSION SYSTEM-ON-CHIP MEMORY MODEL BASED VALIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11960601
|
Filing Dt:
|
12/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
EFFICIENT MEMORY HIERARCHY IN SOLID STATE DRIVE DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11963078
|
Filing Dt:
|
12/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR OPTIMIZED ERROR CORRECTION IN FLASH MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11966923
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
RELOCATING DATA IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12002728
|
Filing Dt:
|
12/17/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
|
Title:
|
CONVEX SHAPED THIN-FILM TRANSISTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12026362
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
MITIGATION OF FLASH MEMORY LATENCY AND BANDWIDTH LIMITATIONS VIA A WRITE ACTIVITY LOG AND BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12049941
|
Filing Dt:
|
03/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
DC-DC CONVERTER FOR PULSE FREQUENCY MODULATION CONTROL AND POWER SUPPLY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12080311
|
Filing Dt:
|
04/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
|
Title:
|
CONNECTIONS FOR ELECTRONIC DEVICES ON DOUBLE-SIDED CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12139650
|
Filing Dt:
|
06/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
ERROR CORRECTION SCHEME FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12234337
|
Filing Dt:
|
09/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A PRESSURE-CONTACT SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12267017
|
Filing Dt:
|
11/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
|
Title:
|
ERROR CORRECTION FOR FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12273804
|
Filing Dt:
|
11/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
DC-DC CONVERTER, DC-DC CONVERTER CONTROL METHOD, AND ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12337134
|
Filing Dt:
|
12/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12368835
|
Filing Dt:
|
02/10/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR LOCATING ERROR BITS IN ENCODED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12369907
|
Filing Dt:
|
02/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
POWER SUPPLY CIRCUIT, OVERCURRENT PROTECTION CIRCUIT FOR THE SAME, AND ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12369954
|
Filing Dt:
|
02/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
POWER SUPPLY CONTROL DEVICE AND POWER SUPPLY CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12401174
|
Filing Dt:
|
03/10/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
|
Title:
|
A CAPACITANCE SENSOR FOR DETECTING A CHARGE VOLTAGE OF A MULTI-CAPACITOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12468615
|
Filing Dt:
|
05/19/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
RADIATION DETECTING DEVICE AND METHOD OF OPERATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12472735
|
Filing Dt:
|
05/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
IMAGING DEVICE HAVING A RADIATION DETECTING STRUCTURE DISPOSED AT A SEMICONDUCTOR SUBSTRATE WITH A THERMALIZING MATERIAL AND A FIRST RADIATION-REACTIVE MATERIAL SENSITIVE TO NEUTRON RADIATION (AS AMENDED)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12473081
|
Filing Dt:
|
05/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
|
Title:
|
CACHE AUTO-FLUSH IN A SOLID STATE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12492922
|
Filing Dt:
|
06/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
|
Title:
|
AUTOMATED LOADING/UNLOADING OF DEVICES FOR BURN-IN TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12497022
|
Filing Dt:
|
07/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
|
Title:
|
DESIGN PROGRAM, DESIGN APPARATUS, AND DESIGN METHOD FOR DYNAMIC RECONFIGURABLE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12503455
|
Filing Dt:
|
07/15/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
|
Title:
|
DATA CONVERSION APPARATUS, METHOD, AND COMPUTER-READABLE RECORDING MEDIUM STORING PROGRAM FOR GENERATING CIRCUIT CONFIGURATION INFORMATION FROM CIRCUIT DESCRIPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12617253
|
Filing Dt:
|
11/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
|
Title:
|
CONTROL CIRCUIT FOR DC-DC CONVERTER, CONTROL METHOD FOR DC-DC CONVERTER, AND ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12635148
|
Filing Dt:
|
12/10/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
|
Title:
|
DATA TRANSFER APPARATUS AND DATA TRANSFER METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12646279
|
Filing Dt:
|
12/23/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
|
Title:
|
READ PREAMBLE FOR DATA CAPTURE OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12723589
|
Filing Dt:
|
03/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
ELECTRONIC DEVICES USING REMOVABLE AND PROGRAMMABLE ACTIVE PROCESSING MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12729905
|
Filing Dt:
|
03/23/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
|
Title:
|
VARIABLE READ LATENCY ON A SERIAL MEMORY BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12770805
|
Filing Dt:
|
04/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
|
Title:
|
METHOD FOR CONTAINING A SILICIDED GATE WITHIN A SIDEWALL SPACER IN INTEGRATED CIRCUIT TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12824352
|
Filing Dt:
|
06/28/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
|
Title:
|
HIGH READ SPEED MEMORY WITH GATE ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12842409
|
Filing Dt:
|
07/23/2010
|
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
|
Title:
|
BITLINE VOLTAGE DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12877661
|
Filing Dt:
|
09/08/2010
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
|
Title:
|
STRUCTURE, METHOD AND SYSTEM FOR ASSESSING BONDING OF ELECTRODES IN FCB PACKAGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12901990
|
Filing Dt:
|
10/11/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12917219
|
Filing Dt:
|
11/01/2010
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
|
Title:
|
PLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12964594
|
Filing Dt:
|
12/09/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
|
Title:
|
STRESS REDUCTION ON VIAS AND YIELD IMPROVEMENT IN LAYOUT DESIGN THROUGH AUTO GENERATION OF VIA FILL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12970675
|
Filing Dt:
|
12/16/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
|
Title:
|
LOCAL INTERCONNECT HAVING INCREASED MISALIGNMENT TOLERANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12973631
|
Filing Dt:
|
12/20/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
|
Title:
|
PROCESS MARGIN ENGINEERING IN CHARGE TRAPPING FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13005456
|
Filing Dt:
|
01/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FEATURING SELECTIVE DATA STORAGE IN A STACKED MEMORY CELL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
13025979
|
Filing Dt:
|
02/11/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
|
Title:
|
PROCESSES FOR FORMING ELECTRONIC DEVICES INCLUDING POLISHING METAL-CONTAINING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
13081777
|
Filing Dt:
|
04/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
FABRICATION METHOD FOR SEMICONDUCTOR DEVICE HAVING LAMINATED ELECTRONIC CONDUCTOR ON BIT LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13156763
|
Filing Dt:
|
06/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
|
Title:
|
CONTROLLING AC DISTURBANCE WHILE PROGRAMMING
|
|
